diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.Receiver_Eth_Comm_Z4_0.g_c b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.Receiver_Eth_Comm_Z4_0.g_c new file mode 100644 index 0000000..0d178b5 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.Receiver_Eth_Comm_Z4_0.g_c @@ -0,0 +1,499 @@ + + + + Receiver_Eth_Comm_Z4_0 + E:\KPIT\NXP\Receiver_Eth_Comm\Receiver_Eth_Comm_Z4_0\ + main + Sources\ + ..\Generated_Code\ + Documentation\ + + + MPC5748G_324 + + false + false + + + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\inc\pins_driver.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\inc\pins_driver.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\pins\siul2\pins_siul2_driver.c + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\pins\siul2\pins_siul2_driver.c + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\pins\siul2\siul2_hw_access.c + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\pins\siul2\siul2_hw_access.c + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\pins\siul2\pins_siul2_driver.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\pins\siul2\pins_siul2_driver.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\pins\siul2\siul2_hw_access.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\pins\siul2\siul2_hw_access.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\interrupt\interrupt_manager_MPC57xx.c + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\interrupt\interrupt_manager_MPC57xx.c + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\inc\interrupt_manager.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\inc\interrupt_manager.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\clock\MPC57xx\clock_MPC57xx.c + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\clock\MPC57xx\clock_MPC57xx.c + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\clock\MPC57xx\cgmcs_hw_access.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\clock\MPC57xx\cgmcs_hw_access.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\clock\MPC57xx\cgm_hw_access.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\clock\MPC57xx\cgm_hw_access.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\clock\MPC57xx\clock_MPC57xx.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\clock\MPC57xx\clock_MPC57xx.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\clock\MPC57xx\cmu_hw_access.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\clock\MPC57xx\cmu_hw_access.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\src\clock\MPC57xx\mc_me_hw_access.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\src\clock\MPC57xx\mc_me_hw_access.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\inc\clock.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\inc\clock.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\drivers\inc\clock_manager.h + {hash-not-available} + {hash-not-available} + SDK\platform\drivers\inc\clock_manager.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\devassert.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\devassert.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\status.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\status.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\device_registers.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\device_registers.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\callbacks.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\callbacks.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\common\s32_core_e200.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\common\s32_core_e200.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\startup.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\startup.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\startup.c + {hash-not-available} + {hash-not-available} + SDK\platform\devices\startup.c + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\startup\system_MPC5748G.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\MPC5748G\startup\system_MPC5748G.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\startup\system_MPC5748G.c + {hash-not-available} + {hash-not-available} + SDK\platform\devices\MPC5748G\startup\system_MPC5748G.c + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\include\MPC5748G_features.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\MPC5748G\include\MPC5748G_features.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\eclipse\ProcessorExpert\..\..\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\include\MPC5748G.h + {hash-not-available} + {hash-not-available} + SDK\platform\devices\MPC5748G\include\MPC5748G.h + {hash-not-available} + false + false + + + C:\NXP\S32DS_Power_v2.1\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\linker\gcc\MPC5748G_Z4_0\MPC5748G_flash.ld + EA8C327998DA56B43642CE8B119D184662518DA7C02FD0162558EC1E955DCC068446500F809869C68F245336F5239E777D1AD037E4A6F23155094BDB6069402F + EA8C327998DA56B43642CE8B119D184662518DA7C02FD0162558EC1E955DCC068446500F809869C68F245336F5239E777D1AD037E4A6F23155094BDB6069402F + Project_Settings\Linker_Files\linker_flash.ld + EA8C327998DA56B43642CE8B119D184662518DA7C02FD0162558EC1E955DCC068446500F809869C68F245336F5239E777D1AD037E4A6F23155094BDB6069402F + false + false + + + C:\NXP\S32DS_Power_v2.1\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\linker\gcc\MPC5748G_Z4_0\MPC5748G_ram.ld + 02964C07FAE3093487D0140651654ADF94E5F4C4B1C5F69541A4218EB5BA93F8B65CB93D4A2006267CED676C4052D72CE6F9013B7D467D3FD3CC071D6D391231 + 02964C07FAE3093487D0140651654ADF94E5F4C4B1C5F69541A4218EB5BA93F8B65CB93D4A2006267CED676C4052D72CE6F9013B7D467D3FD3CC071D6D391231 + Project_Settings\Linker_Files\linker_ram.ld + 02964C07FAE3093487D0140651654ADF94E5F4C4B1C5F69541A4218EB5BA93F8B65CB93D4A2006267CED676C4052D72CE6F9013B7D467D3FD3CC071D6D391231 + false + false + + + C:\NXP\S32DS_Power_v2.1\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\startup\gcc\startup_MPC5748G.S + BFB2E348BAE32AB28F86925E540AA02C6F95D48D437D1C37D2AC4EFA213C78FEC648375DC8CB6F928495F46D379052236AE80FDE0330A315AB112E8975CB72C3 + BFB2E348BAE32AB28F86925E540AA02C6F95D48D437D1C37D2AC4EFA213C78FEC648375DC8CB6F928495F46D379052236AE80FDE0330A315AB112E8975CB72C3 + Project_Settings\Startup_Code\startup_MPC5748G.S + BFB2E348BAE32AB28F86925E540AA02C6F95D48D437D1C37D2AC4EFA213C78FEC648375DC8CB6F928495F46D379052236AE80FDE0330A315AB112E8975CB72C3 + false + false + + + C:\NXP\S32DS_Power_v2.1\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\startup\gcc\interrupt_vectors.S + C4AAF1F4BC5F6962B729A007F1093DCA213A03C6DACB83E5A4020D6E6549170C99D9A6A9FE0BDBE188F8D80935904E6A9D3E6B7591577BA5E9B1F853BE037488 + C4AAF1F4BC5F6962B729A007F1093DCA213A03C6DACB83E5A4020D6E6549170C99D9A6A9FE0BDBE188F8D80935904E6A9D3E6B7591577BA5E9B1F853BE037488 + Project_Settings\Startup_Code\interrupt_vectors.S + C4AAF1F4BC5F6962B729A007F1093DCA213A03C6DACB83E5A4020D6E6549170C99D9A6A9FE0BDBE188F8D80935904E6A9D3E6B7591577BA5E9B1F853BE037488 + false + false + + + C:\NXP\S32DS_Power_v2.1\S32DS\software\S32_SDK_S32PA_RTM_3.0.3\platform\devices\MPC5748G\startup\gcc\core0_intc_sw_handlers.S + 9A48265536A8A8AD5F026A8EFCE9BBD9A7433C51DC348042CB86187BD46916C79D96C58CEDB32500EDDBFD74178B75A220BD701E2133035912407F8EACBCFECC + 9A48265536A8A8AD5F026A8EFCE9BBD9A7433C51DC348042CB86187BD46916C79D96C58CEDB32500EDDBFD74178B75A220BD701E2133035912407F8EACBCFECC + Project_Settings\Startup_Code\core0_intc_sw_handlers.S + 9A48265536A8A8AD5F026A8EFCE9BBD9A7433C51DC348042CB86187BD46916C79D96C58CEDB32500EDDBFD74178B75A220BD701E2133035912407F8EACBCFECC + false + false + + + Events + + + + clockMan1 + Cpu + Events + pin_mux + + + + pin_mux + clockMan1 + + + + GNUC + 1 + + + true + Cpu + 01.197 + 01.00 + Events + 1491902028 + 1491902028 + -1 + 3 + true + true + true + 1 + 0 + Cpu_OnEvent + interrupts disabled + false + false + false + 16 + Project_Settings\Startup_Code\core0_intc_sw_handlers.S + Project_Settings\Startup_Code\interrupt_vectors.S + Project_Settings\Startup_Code\startup_MPC5748G.S + Project_Settings\Linker_Files\linker_ram.ld + Project_Settings\Linker_Files\linker_flash.ld + SDK\platform\devices\MPC5748G\include\MPC5748G.h + SDK\platform\devices\MPC5748G\include\MPC5748G_features.h + SDK\platform\devices\MPC5748G\startup\system_MPC5748G.c + SDK\platform\devices\MPC5748G\startup\system_MPC5748G.h + SDK\platform\devices\startup.c + SDK\platform\devices\startup.h + SDK\platform\devices\common\s32_core_e200.h + SDK\platform\devices\callbacks.h + SDK\platform\devices\device_registers.h + SDK\platform\devices\status.h + SDK\platform\devices\devassert.h + + + true + pin_mux + 1.2.0 + 1.4 + + 1491902028 + 1491902028 + -1 + 17 + true + true + true + true + true + true + true + true + true + true + true + true + true + true + true + true + true + 0 + false + false + false + 0 + 5 + SDK\platform\drivers\src\pins\siul2\siul2_hw_access.h + SDK\platform\drivers\src\pins\siul2\pins_siul2_driver.h + SDK\platform\drivers\src\pins\siul2\siul2_hw_access.c + SDK\platform\drivers\src\pins\siul2\pins_siul2_driver.c + SDK\platform\drivers\inc\pins_driver.h + + + true + clockMan1 + SDK_S32_PA_11 + 01.00 + + 1491902028 + 1491902028 + -1 + 2 + true + true + 0 + false + false + false + 0 + 8 + SDK\platform\drivers\inc\clock_manager.h + SDK\platform\drivers\inc\clock.h + SDK\platform\drivers\src\clock\MPC57xx\mc_me_hw_access.h + SDK\platform\drivers\src\clock\MPC57xx\cmu_hw_access.h + SDK\platform\drivers\src\clock\MPC57xx\clock_MPC57xx.h + SDK\platform\drivers\src\clock\MPC57xx\cgm_hw_access.h + SDK\platform\drivers\src\clock\MPC57xx\cgmcs_hw_access.h + SDK\platform\drivers\src\clock\MPC57xx\clock_MPC57xx.c + + + true + intMan1 + SDK_S32_PA_11 + 01.00 + Events + -1 + -1 + -1 + 13 + true + true + true + true + true + true + true + true + true + true + true + true + true + 1 + 0 + intMan1_DefaultEvent + interrupts disabled + false + false + false + 0 + 2 + SDK\platform\drivers\inc\interrupt_manager.h + SDK\platform\drivers\src\interrupt\interrupt_manager_MPC57xx.c + + + Drivers\C55\StaticSdk_C55.drv=1321576963 + Drivers\interrupt_manager.src=-1 + Drivers\C55\StaticSdk_C55_V4.drv=1321576963 + Drivers\C55\PinSettings_MPC5748G_324.prg=-1 + Drivers\Common\Header.h=1321576963 + Drivers\C55\HAL_Port_Bridge_V2.prg=1321576963 + Beans\_SDK\SdkOptions.chg=1321576790 + Drivers\sw\RTOSAdaptor\Common_RTOSAdaptor.prg=1322846823 + Drivers\Common\EBGNSupport\StringLib.prg=1321576963 + Drivers\Common\Header.c=1321576963 + Drivers\sw\RTOSAdaptor\Default_RTOSAdaptor.prg=1322846823 + Drivers\PEx_C55.src=1321576963 + Drivers\Common\HeaderFreescale.C=1321576963 + Drivers\Common\RTOSAdaptor.prg=1321576963 + Drivers\Common\WriteBlock_NotRst.prg=1321576963 + Drivers\C55\S32_SDK_C55\interrupt_manager.drv=-1 + Drivers\sw\PinSettings.drv=-1 + Drivers\Common\Header.doxy=1322846823 + Drivers\Common\GenInitConfigSequence.prg=1321576963 + Drivers\Common\C55Abstract.inc=1321576963 + Drivers\Common\C55Settings.inc=1321576963 + Drivers\Common\InitRegBlock.prg=1321576963 + Drivers\PinSettings.src=-1 + Drivers\Common\PinSettingsAbstract.inc=-1 + Drivers\Common\CoreInfo.inc=1321576963 + Drivers\Common\InitReg32Block.prg=1321576963 + Drivers\C55\C55_Repository\HAL_Port_Bridge.prg=1321576963 + Drivers\Common\Static_SupportSubroutines.prg=1321576963 + Drivers\Common\ToolChain_Settings.prg=1321576963 + Drivers\C55\S32_SDK_C55\clock_manager.drv=-1 + Drivers\C55\C55_Repository\StaticSdk_C55.prg=1321576963 + Drivers\Common\HeaderCopyright.inc=1321576963 + Drivers\C55\S32_SDK_C55\clock_manager_code.drv=-1 + Drivers\GlobalConfigFiles.drv=1321576963 + Drivers\Common\HeaderFreescale.h=1321576963 + Drivers\Common\Header.end=1321576963 + Drivers\clock_manager.src=-1 + Drivers\Common\EBGNSupport\TimingLib.prg=1321576963 + Drivers\Common\InitReg16Block.prg=1321576963 + + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.Receiver_Eth_Comm_Z4_0.g_x b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.Receiver_Eth_Comm_Z4_0.g_x new file mode 100644 index 0000000..d18f495 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.Receiver_Eth_Comm_Z4_0.g_x @@ -0,0 +1,72 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + 1 + \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.cproject b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.cproject new file mode 100644 index 0000000..5df50ec --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.cproject @@ -0,0 +1,609 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.project b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.project new file mode 100644 index 0000000..2ca1c9f --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.project @@ -0,0 +1,32 @@ + + + Receiver_Eth_Comm_Z4_0 + + + + + + com.freescale.processorexpert.core.expertprojectbuilder + + + + + org.eclipse.cdt.managedbuilder.core.genmakebuilder + clean,full,incremental, + + + + + org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder + full,incremental, + + + + + + com.freescale.processorexpert.core.expertprojectnature + org.eclipse.cdt.core.cnature + org.eclipse.cdt.managedbuilder.core.managedBuildNature + org.eclipse.cdt.managedbuilder.core.ScannerConfigNature + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.freescale.s32ds.cross.sdk.support.prefs b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.freescale.s32ds.cross.sdk.support.prefs new file mode 100644 index 0000000..94c5a69 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.freescale.s32ds.cross.sdk.support.prefs @@ -0,0 +1,2 @@ +com.freescale.s32ds.cross.sdk.support.attachedSDKs=MPC5748G_SDK_Z4_0_3.0.0_PATH|Debug|Release|Debug_RAM\:MPC5748G_SDK_Z4_0_3.0.3_PATH|Debug|Release|Debug_RAM +eclipse.preferences.version=1 diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.nxp.s32ds.cle.runtime.component.prefs b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.nxp.s32ds.cle.runtime.component.prefs new file mode 100644 index 0000000..e62316e --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.nxp.s32ds.cle.runtime.component.prefs @@ -0,0 +1,8 @@ +com.nxp.s32ds.cle.runtime.component.registry.archetype.id=application +com.nxp.s32ds.cle.runtime.component.registry.archetype.platform.id= +com.nxp.s32ds.cle.runtime.hardware.registry.core.id=Z4 +com.nxp.s32ds.cle.runtime.hardware.registry.device.id=MPC5748G +com.nxp.s32ds.cle.runtime.hardware.registry.deviceCore.id=MPC5748G_Z4_1 +com.nxp.s32ds.cle.runtime.hardware.registry.family.id=MPC574xG +com.nxp.s32ds.cle.runtime.lang.registry.lang.id=c +eclipse.preferences.version=1 diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.processorexpert.core.ide.newprojectwizard.prefs b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.processorexpert.core.ide.newprojectwizard.prefs new file mode 100644 index 0000000..89fa6df --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/com.processorexpert.core.ide.newprojectwizard.prefs @@ -0,0 +1,2 @@ +eclipse.preferences.version=1 +versionGenerated/versionGenerated=1.8.4.RT7_b1743-0713 diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/language.settings.xml b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/language.settings.xml new file mode 100644 index 0000000..eb13343 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/language.settings.xml @@ -0,0 +1,36 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/org.eclipse.cdt.codan.core.prefs b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/org.eclipse.cdt.codan.core.prefs new file mode 100644 index 0000000..f653028 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/org.eclipse.cdt.codan.core.prefs @@ -0,0 +1,3 @@ +eclipse.preferences.version=1 +inEditor=false +onBuild=false diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/org.eclipse.cdt.core.prefs b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/org.eclipse.cdt.core.prefs new file mode 100644 index 0000000..b355dd3 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/.settings/org.eclipse.cdt.core.prefs @@ -0,0 +1,16 @@ +eclipse.preferences.version=1 +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.Debug_RAM/PATH/delimiter=; +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.Debug_RAM/PATH/operation=prepend +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.Debug_RAM/PATH/value= +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.Debug_RAM/append=true +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.Debug_RAM/appendContributed=true +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.debug.858893257/PATH/delimiter=; +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.debug.858893257/PATH/operation=prepend +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.debug.858893257/PATH/value= +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.debug.858893257/append=true +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.debug.858893257/appendContributed=true +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.release.1271489695/PATH/delimiter=; +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.release.1271489695/PATH/operation=prepend +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.release.1271489695/PATH/value= +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.release.1271489695/append=true +environment/project/com.freescale.s32ds.cross.gnu.e200.exe.release.1271489695/appendContributed=true diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Generated_Code/Cpu.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Generated_Code/Cpu.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Generated_Code/Cpu.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Generated_Code/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Generated_Code/subdir.mk new file mode 100644 index 0000000..18d0ca9 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Generated_Code/subdir.mk @@ -0,0 +1,30 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../Generated_Code/Cpu.c \ +../Generated_Code/clockMan1.c \ +../Generated_Code/pin_mux.c + +OBJS += \ +./Generated_Code/Cpu.o \ +./Generated_Code/clockMan1.o \ +./Generated_Code/pin_mux.o + +C_DEPS += \ +./Generated_Code/Cpu.d \ +./Generated_Code/clockMan1.d \ +./Generated_Code/pin_mux.d + + +# Each subdirectory must supply rules for building sources it contributes +Generated_Code/%.o: ../Generated_Code/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@Generated_Code/Cpu.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Linker_Files/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Linker_Files/subdir.mk new file mode 100644 index 0000000..25bbe5b --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Linker_Files/subdir.mk @@ -0,0 +1,12 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +LD_SRCS += \ +../Project_Settings/Linker_Files/linker_flash.ld \ +../Project_Settings/Linker_Files/linker_ram.ld + + +# Each subdirectory must supply rules for building sources it contributes + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Startup_Code/core0_intc_sw_handlers.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Startup_Code/core0_intc_sw_handlers.args new file mode 100644 index 0000000..bf6ef68 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Startup_Code/core0_intc_sw_handlers.args @@ -0,0 +1,15 @@ +-c +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-x assembler-with-cpp +-DTURN_ON_CPU0 +-DSEMIHOSTING +-DCPU_MPC5748G +-g3 +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Startup_Code/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Startup_Code/subdir.mk new file mode 100644 index 0000000..c4e0b59 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Project_Settings/Startup_Code/subdir.mk @@ -0,0 +1,25 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +S_UPPER_SRCS += \ +../Project_Settings/Startup_Code/core0_intc_sw_handlers.S \ +../Project_Settings/Startup_Code/interrupt_vectors.S \ +../Project_Settings/Startup_Code/startup_MPC5748G.S + +OBJS += \ +./Project_Settings/Startup_Code/core0_intc_sw_handlers.o \ +./Project_Settings/Startup_Code/interrupt_vectors.o \ +./Project_Settings/Startup_Code/startup_MPC5748G.o + + +# Each subdirectory must supply rules for building sources it contributes +Project_Settings/Startup_Code/%.o: ../Project_Settings/Startup_Code/%.S + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS Assembler' + powerpc-eabivle-gcc "@Project_Settings/Startup_Code/core0_intc_sw_handlers.args" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Receiver_Eth_Comm_Z4_0.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Receiver_Eth_Comm_Z4_0.args new file mode 100644 index 0000000..aab9735 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Receiver_Eth_Comm_Z4_0.args @@ -0,0 +1,25 @@ +-T"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Project_Settings/Linker_Files/linker_flash.ld" +-Wl,-Map,"Receiver_Eth_Comm_Z4_0.map" +-Xlinker +--gc-sections +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" +"./Generated_Code/Cpu.o" +"./Generated_Code/clockMan1.o" +"./Generated_Code/pin_mux.o" +"./Project_Settings/Startup_Code/core0_intc_sw_handlers.o" +"./Project_Settings/Startup_Code/interrupt_vectors.o" +"./Project_Settings/Startup_Code/startup_MPC5748G.o" +"./SDK/platform/devices/MPC5748G/startup/system_MPC5748G.o" +"./SDK/platform/devices/startup.o" +"./SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.o" +"./SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.o" +"./SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.o" +"./SDK/platform/drivers/src/pins/siul2/siul2_hw_access.o" +"./Sources/main.o" +"./src/Eth_Cfg.o" +"./src/Eth_Driver.o" +"./src/Main.o" +"./src/Mcal_Init.o" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/MPC5748G/startup/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/MPC5748G/startup/subdir.mk new file mode 100644 index 0000000..5ca3bf3 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/MPC5748G/startup/subdir.mk @@ -0,0 +1,24 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../SDK/platform/devices/MPC5748G/startup/system_MPC5748G.c + +OBJS += \ +./SDK/platform/devices/MPC5748G/startup/system_MPC5748G.o + +C_DEPS += \ +./SDK/platform/devices/MPC5748G/startup/system_MPC5748G.d + + +# Each subdirectory must supply rules for building sources it contributes +SDK/platform/devices/MPC5748G/startup/%.o: ../SDK/platform/devices/MPC5748G/startup/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@SDK/platform/devices/MPC5748G/startup/system_MPC5748G.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/MPC5748G/startup/system_MPC5748G.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/MPC5748G/startup/system_MPC5748G.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/MPC5748G/startup/system_MPC5748G.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/startup.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/startup.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/startup.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/subdir.mk new file mode 100644 index 0000000..e24d2e5 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/devices/subdir.mk @@ -0,0 +1,24 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../SDK/platform/devices/startup.c + +OBJS += \ +./SDK/platform/devices/startup.o + +C_DEPS += \ +./SDK/platform/devices/startup.d + + +# Each subdirectory must supply rules for building sources it contributes +SDK/platform/devices/%.o: ../SDK/platform/devices/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@SDK/platform/devices/startup.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/clock/MPC57xx/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/clock/MPC57xx/subdir.mk new file mode 100644 index 0000000..dc71983 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/clock/MPC57xx/subdir.mk @@ -0,0 +1,24 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.c + +OBJS += \ +./SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.o + +C_DEPS += \ +./SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.d + + +# Each subdirectory must supply rules for building sources it contributes +SDK/platform/drivers/src/clock/MPC57xx/%.o: ../SDK/platform/drivers/src/clock/MPC57xx/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@SDK/platform/drivers/src/clock/MPC57xx/clock_MPC57xx.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.d b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.d new file mode 100644 index 0000000..6a1e551 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.d @@ -0,0 +1,77 @@ +SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.o: \ + ../SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.c \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/interrupt_manager.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/interrupt_manager.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h: diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.o b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.o new file mode 100644 index 0000000..08a7162 Binary files /dev/null and b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.o differ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/subdir.mk new file mode 100644 index 0000000..e9a0c94 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/interrupt/subdir.mk @@ -0,0 +1,24 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.c + +OBJS += \ +./SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.o + +C_DEPS += \ +./SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.d + + +# Each subdirectory must supply rules for building sources it contributes +SDK/platform/drivers/src/interrupt/%.o: ../SDK/platform/drivers/src/interrupt/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@SDK/platform/drivers/src/interrupt/interrupt_manager_MPC57xx.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.d b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.d new file mode 100644 index 0000000..ee51dba --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.d @@ -0,0 +1,89 @@ +SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.o: \ + ../SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.c \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/pins_driver.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/../src/pins/siul2/pins_siul2_driver.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/status.h \ + ../SDK/platform/drivers/src/pins/siul2/siul2_hw_access.h \ + ../SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.h + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/pins_driver.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/../src/pins/siul2/pins_siul2_driver.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/status.h: + +../SDK/platform/drivers/src/pins/siul2/siul2_hw_access.h: + +../SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.h: diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.o b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.o new file mode 100644 index 0000000..3e0c577 Binary files /dev/null and b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.o differ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/siul2_hw_access.d b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/siul2_hw_access.d new file mode 100644 index 0000000..851edff --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/siul2_hw_access.d @@ -0,0 +1,83 @@ +SDK/platform/drivers/src/pins/siul2/siul2_hw_access.o: \ + ../SDK/platform/drivers/src/pins/siul2/siul2_hw_access.c \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h \ + ../SDK/platform/drivers/src/pins/siul2/siul2_hw_access.h \ + ../SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/status.h + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h: + +../SDK/platform/drivers/src/pins/siul2/siul2_hw_access.h: + +../SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/status.h: diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/siul2_hw_access.o b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/siul2_hw_access.o new file mode 100644 index 0000000..4946ee6 Binary files /dev/null and b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/siul2_hw_access.o differ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/subdir.mk new file mode 100644 index 0000000..7c75674 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/SDK/platform/drivers/src/pins/siul2/subdir.mk @@ -0,0 +1,27 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.c \ +../SDK/platform/drivers/src/pins/siul2/siul2_hw_access.c + +OBJS += \ +./SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.o \ +./SDK/platform/drivers/src/pins/siul2/siul2_hw_access.o + +C_DEPS += \ +./SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.d \ +./SDK/platform/drivers/src/pins/siul2/siul2_hw_access.d + + +# Each subdirectory must supply rules for building sources it contributes +SDK/platform/drivers/src/pins/siul2/%.o: ../SDK/platform/drivers/src/pins/siul2/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@SDK/platform/drivers/src/pins/siul2/pins_siul2_driver.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.d b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.d new file mode 100644 index 0000000..7526566 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.d @@ -0,0 +1,106 @@ +Sources/main.o: ../Sources/main.c \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/interrupt_manager.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/clock.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/status.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/../src/clock/MPC57xx/clock_MPC57xx.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup/system_MPC5748G.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/pins_driver.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/../src/pins/siul2/pins_siul2_driver.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.h + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/device_registers.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common/s32_core_e200.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include/MPC5748G_features.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/devassert.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdbool.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/interrupt_manager.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/clock.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/status.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/../src/clock/MPC57xx/clock_MPC57xx.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup/system_MPC5748G.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/pins_driver.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/../src/pins/siul2/pins_siul2_driver.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stddef.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstddef: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/null.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/size_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/max_align_t.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_rsize_t.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.h: diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.o b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.o new file mode 100644 index 0000000..239446b Binary files /dev/null and b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/main.o differ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/subdir.mk new file mode 100644 index 0000000..b6e5d96 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/Sources/subdir.mk @@ -0,0 +1,24 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../Sources/main.c + +OBJS += \ +./Sources/main.o + +C_DEPS += \ +./Sources/main.d + + +# Each subdirectory must supply rules for building sources it contributes +Sources/%.o: ../Sources/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@Sources/main.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/makefile b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/makefile new file mode 100644 index 0000000..1b10358 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/makefile @@ -0,0 +1,63 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +-include ../makefile.init + +RM := rm -rf + +# All of the sources participating in the build are defined here +-include sources.mk +-include src/subdir.mk +-include Sources/subdir.mk +-include SDK/platform/drivers/src/pins/siul2/subdir.mk +-include SDK/platform/drivers/src/interrupt/subdir.mk +-include SDK/platform/drivers/src/clock/MPC57xx/subdir.mk +-include SDK/platform/devices/MPC5748G/startup/subdir.mk +-include SDK/platform/devices/subdir.mk +-include Project_Settings/Startup_Code/subdir.mk +-include Project_Settings/Linker_Files/subdir.mk +-include Generated_Code/subdir.mk +-include subdir.mk +-include objects.mk + +ifneq ($(MAKECMDGOALS),clean) +ifneq ($(strip $(C_DEPS)),) +-include $(C_DEPS) +endif +endif + +-include ../makefile.defs + +# Add inputs and outputs from these tool invocations to the build variables +SECONDARY_SIZE += \ +Receiver_Eth_Comm_Z4_0.siz \ + + +# All Target +all: Receiver_Eth_Comm_Z4_0.elf secondary-outputs + +# Tool invocations +Receiver_Eth_Comm_Z4_0.elf: $(OBJS) E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Project_Settings/Linker_Files/linker_flash.ld $(OSPT) $(USER_OBJS) + @echo 'Building target: $@' + @echo 'Invoking: Standard S32DS C Linker' + powerpc-eabivle-gcc -o "Receiver_Eth_Comm_Z4_0.elf" "@Receiver_Eth_Comm_Z4_0.args" $(USER_OBJS) $(LIBS) $(OSPT) + @echo 'Finished building target: $@' + @echo ' ' + +Receiver_Eth_Comm_Z4_0.siz: Receiver_Eth_Comm_Z4_0.elf + @echo 'Invoking: Standard S32DS Print Size' + powerpc-eabivle-size --format=berkeley Receiver_Eth_Comm_Z4_0.elf + @echo 'Finished building: $@' + @echo ' ' + +# Other Targets +clean: + -$(RM) ./* + -@echo ' ' + +secondary-outputs: $(SECONDARY_SIZE) + +.PHONY: all clean dependents + +-include ../makefile.targets diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/objects.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/objects.mk new file mode 100644 index 0000000..742c2da --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/objects.mk @@ -0,0 +1,8 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +USER_OBJS := + +LIBS := + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/sources.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/sources.mk new file mode 100644 index 0000000..a115e7a --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/sources.mk @@ -0,0 +1,34 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +ELF_SRCS := +LD_SRCS := +TODISASSEMBLE_SRCS := +OBJ_SRCS := +S_SRCS := +ASM_UPPER_SRCS := +TOPREPROCESS_SRCS := +ASM_SRCS := +C_SRCS := +OSPT_SRCS := +O_SRCS := +S_UPPER_SRCS := +EXECUTABLES := +OBJS := +SECONDARY_SIZE := +C_DEPS := + +# Every subdirectory with source files must be described here +SUBDIRS := \ +Generated_Code \ +Project_Settings/Linker_Files \ +Project_Settings/Startup_Code \ +SDK/platform/devices/MPC5748G/startup \ +SDK/platform/devices \ +SDK/platform/drivers/src/clock/MPC57xx \ +SDK/platform/drivers/src/interrupt \ +SDK/platform/drivers/src/pins/siul2 \ +Sources \ +src \ + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.args b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.args new file mode 100644 index 0000000..0d0b100 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.args @@ -0,0 +1,49 @@ +-std=c99 +-DCPU_MPC5748G +-DTURN_ON_CPU0 +-DTURN_ON_CPU1 +-DTURN_ON_CPU2 +-DSTART_FROM_FLASH +-DDEBUG_SECONDARY_CORES +-DSEMIHOSTING +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.0/platform/drivers/inc/phy" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/common" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/include" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices/MPC5748G/startup" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/devices" +-I"C:/NXP/S32DS_Power_v2.1/S32DS/software/S32_SDK_S32PA_RTM_3.0.3/platform/drivers/inc/phy" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/src/clock/MPC57xx" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/common" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/include" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/devices/MPC5748G/startup" +-I"E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/SDK/platform/drivers/inc" +-O1 +-g3 +-Wall +-c +-fmessage-length=0 +-fstrict-volatile-bitfields +-mlra +-msdata=eabi +-funsigned-bitfields +-ffunction-sections +-fdata-sections +-fno-common +-mcpu=e200z4 +-specs=ewl_c9x_noio.specs +-mbig +-mvle +-mregnames +-mhard-float +--sysroot="C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2" \ No newline at end of file diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.d b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.d new file mode 100644 index 0000000..10f2fa7 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.d @@ -0,0 +1,43 @@ +src/Eth_Cfg.o: ../src/Eth_Cfg.c \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Cfg.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Driver.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Cfg.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Driver.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h: diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.o b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.o new file mode 100644 index 0000000..3364185 Binary files /dev/null and b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Eth_Cfg.o differ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Main.d b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Main.d new file mode 100644 index 0000000..cabac0c --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Main.d @@ -0,0 +1,49 @@ +src/Main.o: ../src/Main.c \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Mcal_Init.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Driver.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h \ + C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Cfg.h \ + E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Driver.h + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/lib_c99.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/common.prefix: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_c_version.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Mcal_Init.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Driver.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/stdint.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ansi_parms.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewlGlobals.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/pa/ansi_prefix.PA_EABI.bare.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/os_enum.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/cstdint: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/limits_api.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/ewl_lib_ext1.h: + +C:/NXP/S32DS_Power_v2.1/S32DS/build_tools/e200_ewl2/EWL_C/include/wchar_t.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Cfg.h: + +E:/KPIT/NXP/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/include/Eth_Driver.h: diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Main.o b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Main.o new file mode 100644 index 0000000..fdee40e Binary files /dev/null and b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/Main.o differ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/subdir.mk b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/subdir.mk new file mode 100644 index 0000000..5b1d0ff --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Debug/src/subdir.mk @@ -0,0 +1,33 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../src/Eth_Cfg.c \ +../src/Eth_Driver.c \ +../src/Main.c \ +../src/Mcal_Init.c + +OBJS += \ +./src/Eth_Cfg.o \ +./src/Eth_Driver.o \ +./src/Main.o \ +./src/Mcal_Init.o + +C_DEPS += \ +./src/Eth_Cfg.d \ +./src/Eth_Driver.d \ +./src/Main.d \ +./src/Mcal_Init.d + + +# Each subdirectory must supply rules for building sources it contributes +src/%.o: ../src/%.c + @echo 'Building file: $<' + @echo 'Invoking: Standard S32DS C Compiler' + powerpc-eabivle-gcc "@src/Eth_Cfg.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$(@)" -o "$@" "$<" + @echo 'Finished building: $<' + @echo ' ' + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Documentation/Receiver_Eth_Comm_Z4_0.txt b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Documentation/Receiver_Eth_Comm_Z4_0.txt new file mode 100644 index 0000000..3194733 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Documentation/Receiver_Eth_Comm_Z4_0.txt @@ -0,0 +1,59 @@ +============================================================================= +List of generated methods in project: Receiver_Eth_Comm_Z4_0 + +This text description is generated by Processor Expert. Do not modify it. +============================================================================= + +Module "pin_mux" (component PinSettings) + - pin_mux_PINS_DRV_Init -This function configures the pins with the options provided in the provided structure + - pin_mux_PINS_DRV_SetPullSel -This function configures the internal resistor + - pin_mux_PINS_DRV_SetOutputBuffer -This function configures the output buffer + - pin_mux_PINS_DRV_SetInputBuffer -This function configures the input buffer + - pin_mux_PINS_DRV_ConfigIntFilterClock -This function configures the interrupt filter clock prescaler + - pin_mux_PINS_DRV_SetExInt -This function configures the external interrupt + - pin_mux_PINS_DRV_ClearPinExIntFlag -This function clears the individual pin external interrupt status flag + - pin_mux_PINS_DRV_GetPinExIntFlag -This function gets the individual pin external interrupt status flag + - pin_mux_PINS_DRV_ClearExIntFlag -This function clears the entire external interrupt status flag + - pin_mux_PINS_DRV_GetExIntFlag -This function gets the individual pin external interrupt status flag + - pin_mux_PINS_DRV_WritePin -This function writes the given pin from a port, with the given value ('0' represents LOW, '1' + represents HIGH) + - pin_mux_PINS_DRV_WritePins -This function writes all pins configured as output with the values given in the parameter pins. + '0' represents LOW, '1' represents HIGH + - pin_mux_PINS_DRV_GetPinsOutput -This function returns the current output that is written to a port. Only pins that are + configured as output will have meaningful values + - pin_mux_PINS_DRV_SetPins -This function configures output pins listed in parameter pins (bits that are '1') to have a + value of 'set' (HIGH). Pins corresponding to '0' will be unaffected + - pin_mux_PINS_DRV_ClearPins -This function configures output pins listed in parameter pins (bits that are '1') to have a + 'cleared' value (LOW). Pins corresponding to '0' will be unaffected + - pin_mux_PINS_DRV_TogglePins -This function toggles output pins listed in parameter pins (bits that are '1'). Pins + corresponding to '0' will be unaffected + - pin_mux_PINS_DRV_ReadPins -This function returns the current input values from a port. Only pins configured as input will + have meaningful values + +Module "clockMan1" (component clock_manager) + - clockMan1_CLOCK_DRV_Init -Initialize clocking modules + - clockMan1_CLOCK_DRV_GetFreq -Return frequency. + +Module "intMan1" (component interrupt_manager) + - intMan1_INT_SYS_InstallHandler -Installs an interrupt handler routine for a given IRQ number. + - intMan1_INT_SYS_EnableIRQ -Enables an interrupt for a given IRQ number. + - intMan1_INT_SYS_DisableIRQ -Disables an interrupt for a given IRQ number. + - intMan1_INT_SYS_EnableIRQGlobal -Enables system interrupt. + - intMan1_INT_SYS_DisableIRQGlobal -Disable system interrupt. + - intMan1_INT_SYS_SetPriority -Set Interrupt Priority. + - intMan1_INT_SYS_GetPriority -Get Interrupt Priority. + - intMan1_INT_SYS_SetSoftwareIRQRequest -Set software interrupt request. + - intMan1_INT_SYS_ClearSoftwareIRQRequest -Clear software interrupt request. + - intMan1_INT_SYS_EnableIRQ_MC -Enables an interrupt for a given IRQ number, on the given cores. + - intMan1_INT_SYS_GetCoresForIRQ -Gets the cores on which an interrupt for the specified IRQ number is enabled. + - intMan1_INT_SYS_DisableIRQ_MC -Disables an interrupt for a given IRQ number, on the given cores. + - intMan1_INT_SYS_DisableIRQ_MC_All -Disables an interrupt for a given IRQ number, on all cores. + +Module "Cpu" (component MPC5748G_324) + - Cpu_SystemInit -This method configures the oscillator (PLL) that is part of the microcontroller device. SystemInit is + called from startup_device file. + - Cpu_SystemCoreClockUpdate -SystemCoreClockUpdate evaluates the clock register settings and calculates the current core + clock. + - Cpu_SystemSoftwareReset -This method initiates a software rest of the microcontroller. + +=================================================================================== diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Documentation/Receiver_Eth_Comm_Z4_0_Settings.xml b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Documentation/Receiver_Eth_Comm_Z4_0_Settings.xml new file mode 100644 index 0000000..f3a6b1e --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Documentation/Receiver_Eth_Comm_Z4_0_Settings.xml @@ -0,0 +1,76 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.c b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.c new file mode 100644 index 0000000..8057a51 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.c @@ -0,0 +1,77 @@ +/** ################################################################### +** This component module is generated by Processor Expert. Do not modify it. +** Filename : Cpu.c +** Project : Receiver_Eth_Comm_Z4_0 +** Processor : MPC5748G_324 +** Component : MPC5748G_324 +** Version : Component 01.197, Driver 01.00, CPU db: 3.00.000 +** Datasheet : MPC5748G RM Rev. 6, 10/2017 +** Compiler : GNU C Compiler +** Date/Time : 2024-07-12, 19:50, # CodeGen: 0 +** Abstract : +** +** Settings : +** +** Contents : +** SystemInit - void SystemInit(void); +** SystemCoreClockUpdate - void SystemCoreClockUpdate(void); +** SystemSoftwareReset - void SystemSoftwareReset(void); +** +** (c) Freescale Semiconductor, Inc. +** 2004 All Rights Reserved +** +** Copyright 1997 - 2015 Freescale Semiconductor, Inc. +** Copyright 2016-2017 NXP +** All Rights Reserved. +** +** THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR +** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES +** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. +** IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, +** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR +** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) +** HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, +** STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING +** IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +** THE POSSIBILITY OF SUCH DAMAGE. +** ###################################################################*/ +/*! +** @file Cpu.c +** @version 01.00 +** @brief +** +*/ +/*! +** @addtogroup Cpu_module Cpu module documentation +** @{ +*/ + +/* MODULE Cpu. */ + +/* {Default RTOS Adapter} No RTOS includes */ +#include "Cpu.h" + +#ifdef __cplusplus +extern "C" { +#endif + +/* TBD Cpu configuration will be generated here. */ + +#ifdef __cplusplus +} +#endif + +/* END Cpu. */ + +/*! +** @} +*/ +/* +** ################################################################### +** +** This file was created by Processor Expert 10.1 [05.21] +** for the NXP C55 series of microcontrollers. +** +** ################################################################### +*/ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.h b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.h new file mode 100644 index 0000000..441b75f --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/Cpu.h @@ -0,0 +1,89 @@ +/* ################################################################### +** This component module is generated by Processor Expert. Do not modify it. +** Filename : Cpu.h +** Project : Receiver_Eth_Comm_Z4_0 +** Processor : MPC5748G_324 +** Component : MPC5748G_324 +** Version : Component 01.197, Driver 01.00, CPU db: 3.00.000 +** Datasheet : MPC5748G RM Rev. 6, 10/2017 +** Compiler : GNU C Compiler +** Date/Time : 2024-07-12, 19:50, # CodeGen: 0 +** Abstract : +** +** Settings : +** +** Contents : +** SystemInit - void SystemInit(void); +** SystemCoreClockUpdate - void SystemCoreClockUpdate(void); +** SystemSoftwareReset - void SystemSoftwareReset(void); +** +** (c) Freescale Semiconductor, Inc. +** 2004 All Rights Reserved +** +** Copyright 1997 - 2015 Freescale Semiconductor, Inc. +** Copyright 2016-2017 NXP +** All Rights Reserved. +** +** THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR +** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES +** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. +** IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, +** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR +** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) +** HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, +** STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING +** IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +** THE POSSIBILITY OF SUCH DAMAGE. +** ###################################################################*/ +/*! +** @file Cpu.h +** @version 01.00 +** @brief +** +*/ +/*! +** @addtogroup Cpu_module Cpu module documentation +** @{ +*/ + +#ifndef Cpu_H +#define Cpu_H + +/* MODULE Cpu. */ + +/*Include shared modules, which are used for whole project*/ +#include "device_registers.h" +#include "interrupt_manager.h" +#include "clock.h" +#include "system_MPC5748G.h" + +/* Including needed modules to compile this module/procedure */ +#include "pin_mux.h" +#include "clockMan1.h" +#ifdef __cplusplus +extern "C" { +#endif + +/* Cpu configuration will be declared here. */ + +#ifdef __cplusplus +} +#endif + +/* END Cpu. */ + +#endif +/* Cpu_H */ + +/*! +** @} +*/ +/* +** ################################################################### +** +** This file was created by Processor Expert 10.1 [05.21] +** for the NXP C55 series of microcontrollers. +** +** ################################################################### +*/ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.c b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.c new file mode 100644 index 0000000..a8512ff --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.c @@ -0,0 +1,513 @@ +/* ################################################################### +** This component module is generated by Processor Expert. Do not modify it. +** Filename : clockMan1.c +** Project : Receiver_Eth_Comm_Z4_0 +** Processor : MPC5748G_324 +** Component : clock_manager +** Version : Component SDK_S32_PA_11, Driver 01.00, CPU db: 3.00.000 +** Repository : SDK_S32_PA_11 +** Compiler : GNU C Compiler +** Date/Time : 2024-07-12, 19:50, # CodeGen: 0 +** +** Copyright 1997 - 2015 Freescale Semiconductor, Inc. +** Copyright 2016-2017 NXP +** All Rights Reserved. +** +** THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR +** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES +** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. +** IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, +** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR +** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) +** HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, +** STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING +** IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +** THE POSSIBILITY OF SUCH DAMAGE. +** ###################################################################*/ +/*! +** @file clockMan1.c +** @version 01.00 +*/ +/*! +** @addtogroup clockMan1_module clockMan1 module documentation +** @{ +*/ + +/* clockMan1. */ + +/** + * @page misra_violations MISRA-C:2012 violations + * + * @section [global] + * Violates MISRA 2012 Advisory Rule 8.7, External variable could be made static. + * The external variables will be used in other source files, with the same initialized values. + */ + +#include "clockMan1.h" +/** + * @page misra_violations MISRA-C:2012 violations + * + * @section [global] + * Violates MISRA 2012 Required Rule 9.4, Duplicate initialization of object element. + * It's the only way to initialize an array that is member of struct. + * + */ +/* ************************************************************************* + * Configuration structure for peripheral clock configuration 0 + * ************************************************************************* */ +/*! @brief peripheral clock configuration 0 */ +mc_me_peripheral_clock_config_t peripheralClockMcMeConfig0[] = { + { + .clockName = DMA0_CLK, + .mc_me_RunPeriphConfig = MC_ME_PERIPH_CONFIG_1, + .mc_me_LowPowerPeriphConfig = MC_ME_PERIPH_CONFIG_1, + }, + { + .clockName = PITRTI0_CLK, + .mc_me_RunPeriphConfig = MC_ME_PERIPH_CONFIG_1, + .mc_me_LowPowerPeriphConfig = MC_ME_PERIPH_CONFIG_1, + }, + { + .clockName = SIUL0_CLK, + .mc_me_RunPeriphConfig = MC_ME_PERIPH_CONFIG_1, + .mc_me_LowPowerPeriphConfig = MC_ME_PERIPH_CONFIG_1, + }, + { + .clockName = ENET0_TIME_CLK, + .mc_me_RunPeriphConfig = MC_ME_PERIPH_CONFIG_1, + .mc_me_LowPowerPeriphConfig = MC_ME_PERIPH_CONFIG_1, + }, + { + .clockName = ENET1_TIME_CLK, + .mc_me_RunPeriphConfig = MC_ME_PERIPH_CONFIG_1, + .mc_me_LowPowerPeriphConfig = MC_ME_PERIPH_CONFIG_1, + }, + { + .clockName = PIT0_CLK, + .mc_me_RunPeriphConfig = MC_ME_PERIPH_CONFIG_1, + .mc_me_LowPowerPeriphConfig = MC_ME_PERIPH_CONFIG_1, + }, +}; + +/* ************************************************************************* + * Configuration structure for Clock Configuration 0 + * ************************************************************************* */ +/*! @brief User Configuration structure clock_managerCfg_0 */ +clock_manager_user_config_t clockMan1_InitConfig0 = { + + /*! @brief Configuration of MC_ME */ + .mcmeConfig = + { + .run0 = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .run1 = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .run2 = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .run3 = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .drun = + { + .clocksEnabled = + { + .irc0 = true, + .irc1 = true, + .xosc0 = true, + .xosc1 = true, + .pll0 = true, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_PLL_PHI0, + }, + + .stop0 = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .standby0 = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .safe = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .reset = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + + + .lpurun = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .lpustop = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .lpustandby = + { + .clocksEnabled = + { + .irc0 = false, + .irc1 = true, + .xosc0 = false, + .xosc1 = false, + .pll0 = false, + }, + .sysclk = CGM_SYSTEM_CLOCK_SRC_FIRC, + }, + + .periphRunConfig = + { + { + /* MC_ME_PERIPH_CONFIG_0 */ + .reset = false, + .safe = false, + .test = false, + .drun = false, + .run0 = false, + .run1 = false, + .run2 = false, + .run3 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_1 */ + .reset = false, + .safe = true, + .test = false, + .drun = true, + .run0 = true, + .run1 = true, + .run2 = true, + .run3 = true, + }, + { + /* MC_ME_PERIPH_CONFIG_2 */ + .reset = false, + .safe = false, + .test = false, + .drun = false, + .run0 = false, + .run1 = false, + .run2 = false, + .run3 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_3 */ + .reset = false, + .safe = false, + .test = false, + .drun = false, + .run0 = false, + .run1 = false, + .run2 = false, + .run3 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_4 */ + .reset = false, + .safe = false, + .test = false, + .drun = false, + .run0 = false, + .run1 = false, + .run2 = false, + .run3 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_5 */ + .reset = false, + .safe = false, + .test = false, + .drun = false, + .run0 = false, + .run1 = false, + .run2 = false, + .run3 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_6 */ + .reset = false, + .safe = false, + .test = false, + .drun = false, + .run0 = false, + .run1 = false, + .run2 = false, + .run3 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_7 */ + .reset = false, + .safe = false, + .test = false, + .drun = false, + .run0 = false, + .run1 = false, + .run2 = false, + .run3 = false, + }, + }, + .periphLowPowerConfig = + { + { + /* MC_ME_PERIPH_CONFIG_0 */ + .halt0 = false, + .standby0 = false, + .stop0 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_1 */ + .halt0 = false, + .standby0 = true, + .stop0 = true, + }, + { + /* MC_ME_PERIPH_CONFIG_2 */ + .halt0 = false, + .standby0 = false, + .stop0 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_3 */ + .halt0 = false, + .standby0 = false, + .stop0 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_4 */ + .halt0 = false, + .standby0 = false, + .stop0 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_5 */ + .halt0 = false, + .standby0 = false, + .stop0 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_6 */ + .halt0 = false, + .standby0 = false, + .stop0 = false, + }, + { + /* MC_ME_PERIPH_CONFIG_7 */ + .halt0 = false, + .standby0 = false, + .stop0 = false, + }, + }, + .count = 6, + .peripherals = peripheralClockMcMeConfig0, + }, + + .cgmConfig = + { + .sc_dc0 = CGM_CLOCK_DIV_BY_1, + .sc_dc1 = CGM_CLOCK_DIV_BY_2, + .sc_dc2 = CGM_CLOCK_DIV_BY_4, + .sc_dc3 = CGM_CLOCK_DIV_BY_4, + .sc_dc4 = CGM_CLOCK_DIV_BY_2, + .sc_dc5 = CGM_CLOCK_DIV_BY_2, + .sc_dc6 = CGM_CLOCK_DIV_BY_8, + + .ac2_sc = CGM_ENETx_SOURCE_F40, + + .ac4_sc = CGM_USDHCx_SOURCE_F40, + + .ac5_sc = CGM_PLL_REFERENCE_FXOSC, + + .ac6_sc = CGM_CLOCKOUT0_SRC_FXOSC, + .ac6_dc0 = CGM_CLOCK_DIV_BY_1, + + .ac8_sc = CGM_SPI0_SOURCE_F40, + + .ac9_sc = CGM_FLEXCANx_SOURCE_FS80, + + .clkout1_sc = CGM_CLOCKOUT1_SRC_FXOSC_DIVIDED, + .clkout1_dc = CGM_CLOCK_DIV_BY_1, + + }, + + .cgmcsConfig = + { + .irc0Config = + { + .divider = IRC_CLOCK_DIV_BY_1, + }, + .irc1Config = + { + .divider = IRC_CLOCK_DIV_BY_1, + }, + .xosc0Config = + { + .freq = 32768, + .autoLevelControl = true, + .startupDelay = 1, + .divider = XOSC_CLOCK_DIV_BY_1, + }, + .xosc1Config = + { + .freq = 40000000, + .startupDelay = 1, + .divider = XOSC_CLOCK_DIV_BY_1, + .bypassOption = XOSC_USE_CRYSTAL, + .mode = XOSC_FULL_SWING_PIERCE_MODE, + }, + .pll0Config = + { + .predivider = PLLDIG_CLOCK_PREDIV_BY_2, + .denominatorFracLoopDiv = 9999, + .numeratorFracLoopDiv = 0, + .mulFactorDiv = 32, + .phi0Divider = PLLDIG_PHI_DIV_BY_4, + .phi1Divider = PLLDIG_PHI_DIV_BY_4, + .modulation = false, + .modulationPeriod = 0, + .incrementStep = 0, + .sigmaDelta = false, + .secondOrderSigmaDelta = false, + .thirdOrderSigmaDelta = false, + .ditherControl = false, + .ditherControlValue = 0, + }, + .enetExtClkFreq0 = 50000000, + }, + + .cmuConfig = + { + .cmu_rcdiv0 = CMU_LO_FREQ_1, /* Lowest accepted frequency divider */ + + .cmu = + { + { + .enable = false, /* CMU_0 disabled */ + .lo_freq = 0, /* Lowest accepted frequency */ + .hi_freq = 4095, /* Highest accepted frequency */ + }, + }, + }, + +}; + +/*! @brief Array of pointers to User configuration structures */ +clock_manager_user_config_t const * g_clockManConfigsArr[] = { + &clockMan1_InitConfig0 +}; +/*! @brief Array of pointers to User defined Callbacks configuration structures */ +clock_manager_callback_user_config_t * g_clockManCallbacksArr[] = {(void*)0}; +/* END clockMan1. */ + +/*! +** @} +*/ +/* +** ################################################################### +** +** This file was created by Processor Expert 10.1 [05.21] +** for the NXP C55 series of microcontrollers. +** +** ################################################################### +*/ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.h b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.h new file mode 100644 index 0000000..017a02a --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/clockMan1.h @@ -0,0 +1,94 @@ +/* ################################################################### +** This component module is generated by Processor Expert. Do not modify it. +** Filename : clockMan1.h +** Project : Receiver_Eth_Comm_Z4_0 +** Processor : MPC5748G_324 +** Component : clock_manager +** Version : Component SDK_S32_PA_11, Driver 01.00, CPU db: 3.00.000 +** Repository : SDK_S32_PA_11 +** Compiler : GNU C Compiler +** Date/Time : 2024-07-12, 19:50, # CodeGen: 0 +** Contents : +** CLOCK_DRV_Init - status_t CLOCK_DRV_Init(clock_manager_user_config_t const * config); +** CLOCK_DRV_GetFreq - status_t CLOCK_DRV_GetFreq(clock_names_t clockName, uint32_t * frequency); +** +** Copyright 1997 - 2015 Freescale Semiconductor, Inc. +** Copyright 2016-2017 NXP +** All Rights Reserved. +** +** THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR +** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES +** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. +** IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, +** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR +** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) +** HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, +** STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING +** IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +** THE POSSIBILITY OF SUCH DAMAGE. +** ###################################################################*/ +/*! +** @file clockMan1.h +** @version 01.00 +*/ +/*! +** @addtogroup clockMan1_module clockMan1 module documentation +** @{ +*/ +#ifndef clockMan1_H +#define clockMan1_H +/* MODULE clockMan1. */ + +#include +#include + +/* Include inherited beans */ +#include "Cpu.h" + +/** + * @page misra_violations MISRA-C:2012 violations + * + * @section [global] + * Violates MISRA 2012 Advisory Rule 2.5, Global macro not referenced. + * Application or driver example may not use all symbols that are + * generated by configurations generator. + * + * @section [global] + * Violates MISRA 2012 Advisory Rule 8.11, When an array with external linkage + * is declared, its size should be explicitly specified. + * The number of configurations/callbacks can be zero. + * On the other side C language forbids declaring array of size zero. + */ +/*! @brief User configuration structure 0 */ +extern mc_me_peripheral_clock_config_t peripheralClockMcMeConfig0[]; +extern clock_manager_user_config_t clockMan1_InitConfig0; + +/*! @brief Count of user configuration structures */ +#define CLOCK_MANAGER_CONFIG_CNT 1U + +/*! @brief Array of pointers to User configuration structures */ +extern clock_manager_user_config_t const *g_clockManConfigsArr[]; + + + + +/*! @brief Count of user Callbacks */ +#define CLOCK_MANAGER_CALLBACK_CNT 0U + +/*! @brief Array of User callbacks */ +extern clock_manager_callback_user_config_t *g_clockManCallbacksArr[]; +#endif +/* ifndef clockMan1_H */ +/*! +** @} +*/ +/* +** ################################################################### +** +** This file was created by Processor Expert 10.1 [05.21] +** for the NXP C55 series of microcontrollers. +** +** ################################################################### +*/ + diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.c b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.c new file mode 100644 index 0000000..57c349e --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.c @@ -0,0 +1,88 @@ +/* ################################################################### +** This component module is generated by Processor Expert. Do not modify it. +** Filename : pin_mux.c +** Project : Receiver_Eth_Comm_Z4_0 +** Processor : MPC5748G_324 +** Component : PinSettings +** Version : Component 1.2.0, Driver 1.4, CPU db: 3.00.000 +** Repository : SDK_S32_PA_11 +** Compiler : GNU C Compiler +** Date/Time : 2024-07-12, 19:50, # CodeGen: 0 +** Abstract : +** +** +** Copyright 1997 - 2015 Freescale Semiconductor, Inc. +** Copyright 2016-2017 NXP +** All Rights Reserved. +** +** THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR +** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES +** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. +** IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, +** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR +** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) +** HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, +** STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING +** IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +** THE POSSIBILITY OF SUCH DAMAGE. +** ###################################################################*/ +/*! +** @file pin_mux.c +** @version 1.4 +** @brief +** +*/ +/*! +** @addtogroup pin_mux_module pin_mux module documentation +** @{ +*/ + +/* MODULE pin_mux. */ +#include "device_registers.h" +#include "pin_mux.h" + +/** + * @page misra_violations MISRA-C:2012 violations + * + * + * @section [global] + * Violates MISRA 2012 Advisory Rule 11.4, A conversion should not be performed + * between a pointer to object and an integer type. + * The cast is required to initialize a pointer with an unsigned int define, + * representing an address. + * + * @section [global] + * Violates MISRA 2012 Required Rule 11.6, A cast shall not be performed + * between pointer to void and an arithmetic type. + * The cast is required to initialize a pointer with an unsigned int define, + * representing an address. + * + * @section [global] + * Violates MISRA 2012 Advisory Rule 8.7, External variable could be made static. + * The external variables will be used in other source files in application code. + * + * @section [global] + * Violates MISRA 2012 Required Rule 9.3, partial array initialization. + * The object array is initialized sequentially. + * + * @section [global] + * Violates MISRA 2012 Required Rule 9.4, Duplicate initialization of object element. + * The object array is initialized sequentially. + * + */ + +/*! @brief No pin was configured different with reset value */ + +/* END pin_mux. */ +/*! +** @} +*/ +/* +** ################################################################### +** +** This file was created by Processor Expert 10.1 [05.21] +** for the NXP C55 series of microcontrollers. +** +** ################################################################### +*/ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.h b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.h new file mode 100644 index 0000000..a30a71b --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/Generated_Code/pin_mux.h @@ -0,0 +1,4967 @@ +/* ################################################################### +** This component module is generated by Processor Expert. Do not modify it. +** Filename : pin_mux.h +** Project : Receiver_Eth_Comm_Z4_0 +** Processor : MPC5748G_324 +** Component : PinSettings +** Version : Component 1.2.0, Driver 1.4, CPU db: 3.00.000 +** Repository : SDK_S32_PA_11 +** Compiler : GNU C Compiler +** Date/Time : 2024-07-12, 19:50, # CodeGen: 0 +** Abstract : +** +** Settings : +** Component name : pin_mux +** PinSettings IP Block : PinSettings +** Processor : MPC5748G_324 +** Pin settings : +** Routing : +** Peripheral Type ADC : +** Custom name : ADC_0 +** ADC_0 : +** ADC MA 0 : +** ADC MA 1 : +** ADC MA 2 : +** Standard Channel 0 : +** Standard Channel 1 : +** Standard Channel 2 : +** Standard Channel 3 : +** Standard Channel 4 : +** Standard Channel 5 : +** Standard Channel 6 : +** Standard Channel 7 : +** Standard Channel 8 : +** Standard Channel 9 : +** Standard Channel 10 : +** Standard Channel 11 : +** Standard Channel 12 : +** Standard Channel 13 : +** Standard Channel 14 : +** Standard Channel 15 : +** Standard Channel 16 : +** Standard Channel 17 : +** Standard Channel 18 : +** Standard Channel 19 : +** Standard Channel 20 : +** Standard Channel 21 : +** Standard Channel 22 : +** Standard Channel 23 : +** Standard Channel 24 : +** Standard Channel 25 : +** Standard Channel 26 : +** Standard Channel 27 : +** Standard Channel 28 : +** Standard Channel 29 : +** Standard Channel 30 : +** Standard Channel 31 : +** Standard Channel 32 : +** Standard Channel 33 : +** Standard Channel 34 : +** Standard Channel 35 : +** Standard Channel 36 : +** Standard Channel 37 : +** Standard Channel 38 : +** Standard Channel 39 : +** Standard Channel 40 : +** Standard Channel 41 : +** Standard Channel 42 : +** Standard Channel 43 : +** Standard Channel 44 : +** Standard Channel 45 : +** Standard Channel 46 : +** Standard Channel 47 : +** External Channel 0 : +** External Channel 1 : +** External Channel 2 : +** External Channel 3 : +** Custom name : ADC_1 +** ADC_1 : +** ADC MA 0 : +** ADC MA 1 : +** ADC MA 2 : +** Precision Channel 0 : +** Precision Channel 1 : +** Precision Channel 2 : +** Precision Channel 3 : +** Precision Channel 4 : +** Precision Channel 5 : +** Precision Channel 6 : +** Precision Channel 7 : +** Precision Channel 8 : +** Precision Channel 9 : +** Precision Channel 10 : +** Precision Channel 11 : +** Precision Channel 12 : +** Precision Channel 13 : +** Precision Channel 14 : +** Precision Channel 15 : +** Standard Channel 0 : +** Standard Channel 1 : +** Standard Channel 2 : +** Standard Channel 3 : +** Standard Channel 4 : +** Standard Channel 5 : +** Standard Channel 6 : +** Standard Channel 7 : +** Standard Channel 8 : +** Standard Channel 9 : +** Standard Channel 10 : +** Standard Channel 11 : +** Standard Channel 12 : +** Standard Channel 13 : +** Standard Channel 14 : +** Standard Channel 15 : +** External Channel 0 : +** External Channel 1 : +** External Channel 2 : +** External Channel 3 : +** Peripheral Type AIPS : +** Custom name : AIPS_A +** Custom name : AIPS_B +** Peripheral Type AXBS : +** Custom name : AXBS_0 +** Custom name : AXBS_1 +** Peripheral Type BCTU : +** Custom name : BCTU +** Peripheral Type C55FMC : +** Custom name : C55FMC +** Peripheral Type CAN : +** Custom name : CAN_0 +** CAN_0 : +** Receiver Input : +** CAN_0: Receiver Input : +** Transmitter Output : +** Custom name : CAN_1 +** CAN_1 : +** Receiver Input : +** CAN_1: Receiver Input : +** Transmitter Output : +** Custom name : CAN_2 +** CAN_2 : +** Receiver Input : +** CAN_2: Receiver Input : +** Transmitter Output : +** Custom name : CAN_3 +** CAN_3 : +** Receiver Input : +** CAN_3: Receiver Input : +** Transmitter Output : +** Custom name : CAN_4 +** CAN_4 : +** Receiver Input : +** CAN_4: Receiver Input : +** Transmitter Output : +** Custom name : CAN_5 +** CAN_5 : +** Receiver Input : +** CAN_5: Receiver Input : +** Transmitter Output : +** Custom name : CAN_6 +** CAN_6 : +** Receiver Input : +** CAN_6: Receiver Input : +** Transmitter Output : +** Custom name : CAN_7 +** CAN_7 : +** Receiver Input : +** CAN_7: Receiver Input : +** Transmitter Output : +** Peripheral Type CMP : +** Custom name : CMP_0 +** CMP_0 : +** Input 0 : +** Input 1 : +** Input 2 : +** Input 3 : +** Input 4 : +** Input 5 : +** Input 6 : +** Input 7 : +** Output 2 : +** Custom name : CMP_1 +** CMP_1 : +** Input 8 : +** Input 9 : +** Input 10 : +** Input 11 : +** Input 12 : +** Input 13 : +** Input 14 : +** Input 15 : +** Output 2 : +** Custom name : CMP_2 +** CMP_2 : +** Input 16 : +** Input 17 : +** Input 18 : +** Input 19 : +** Input 20 : +** Input 21 : +** Input 22 : +** Input 23 : +** Output 2 : +** Peripheral Type CMU : +** Custom name : CMU +** Peripheral Type CRC : +** Custom name : CRC +** Peripheral Type DCI : +** DCI : +** Nexus Event Input : +** Nexus Event Output : +** Test Clock : +** Test Data Input : +** Test Data Output : +** Test Mode Select : +** Direction : +** Message Clock Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Data Out : +** Message Start End : +** Message Start End : +** Peripheral Type DMA : +** Custom name : DMA +** Peripheral Type DMAMUX : +** Custom name : DMAMUX_0 +** Custom name : DMAMUX_1 +** Peripheral Type DSPI : +** Custom name : DSPI_0 +** DSPI_0 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Chip Select Output 2 : +** Chip Select Output 3 : +** Chip Select Output 4 : +** Chip Select Output 5 : +** Serial Clock Output : +** DSPI_0: Serial Clock Output : +** Direction : +** Serial Data Input : +** DSPI_0: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** DSPI_0: Slave Select Input : +** Custom name : DSPI_1 +** DSPI_1 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Chip Select Output 2 : +** Chip Select Output 3 : +** Chip Select Output 4 : +** Serial Clock Output : +** DSPI_1: Serial Clock Output : +** Direction : +** Serial Data Input : +** DSPI_1: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** DSPI_1: Slave Select Input : +** Custom name : DSPI_2 +** DSPI_2 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Chip Select Output 2 : +** Chip Select Output 3 : +** Serial Clock Output : +** DSPI_2: Serial Clock Output : +** Direction : +** Serial Data Input : +** DSPI_2: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** DSPI_2: Slave Select Input : +** Custom name : DSPI_3 +** DSPI_3 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Serial Clock Output : +** DSPI_3: Serial Clock Output : +** Direction : +** Serial Data Input : +** DSPI_3: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** DSPI_3: Slave Select Input : +** Peripheral Type ENET : +** Custom name : ENET_0 +** ENET_0 : +** ENET Timer 0 : +** ENET_0: ENET Timer 0 : +** ENET Timer 1 : +** ENET_0: ENET Timer 1 : +** ENET Timer 2 : +** ENET_0: ENET Timer 2 : +** ENET0 Collision : +** ENET_0: ENET0 Collision : +** ENET0 Carrier Sense : +** ENET_0: ENET0 Carrier Sense : +** ENET0 MII Receive Clock : +** ENET_0: ENET0 MII Receive Clock : +** ENET MII Receive Data 2 : +** ENET_0: ENET MII Receive Data 2 : +** ENET MII Receive Data 3 : +** ENET_0: ENET MII Receive Data 3 : +** ENET MII Transmit Data 2 : +** ENET MII Transmit Data 3 : +** ENET0 MII Transmit Error : +** ENET0 RMII Management Data Clock : +** ENET0 RMII Management Data Input/Output: +** ENET_0: ENET0 RMII Management Data Input/Output: +** ENET0 RMII Receive Data 0 : +** ENET_0: ENET0 RMII Receive Data 0 : +** ENET0 RMII Receive Data 1 : +** ENET_0: ENET0 RMII Receive Data 1 : +** ENET0 RMII Receive Data Valid : +** ENET_0: ENET0 RMII Receive Data Valid : +** ENET0 RMII Receive Error : +** ENET_0: ENET0 RMII Receive Error : +** ENET0 RMII Transmit Clock : +** ENET_0: ENET0 RMII Transmit Clock : +** Direction : +** ENET0 RMII Transmit Data 0 : +** ENET0 RMII Transmit Data 1 : +** ENET0 RMII Transmit Enable : +** Custom name : ENET_1 +** ENET_1 : +** ENET Timer 0 : +** ENET_1: ENET Timer 0 : +** ENET Timer 1 : +** ENET_1: ENET Timer 1 : +** ENET Timer 2 : +** ENET_1: ENET Timer 2 : +** ENET1 MII Receive Clock : +** ENET_1: ENET1 MII Receive Clock : +** ENET1 MII Receive Data 0 : +** ENET_1: ENET1 MII Receive Data 0 : +** ENET1 MII Receive Data 1 : +** ENET_1: ENET1 MII Receive Data 1 : +** ENET MII Receive Data 2 : +** ENET_1: ENET MII Receive Data 2 : +** ENET MII Receive Data 3 : +** ENET_1: ENET MII Receive Data 3 : +** ENET1 MII Receive Data Valid : +** ENET_1: ENET1 MII Receive Data Valid : +** ENET1 MII Transmit Clock : +** ENET_1: ENET1 MII Transmit Clock : +** ENET1 MII Transmit Data 0 : +** ENET1 MII Transmit Data 1 : +** ENET MII Transmit Data 2 : +** ENET MII Transmit Data 3 : +** ENET1 MII Transmit Enable : +** Peripheral Type ESW : +** Custom name : ESW_0 +** Custom name : ESW_1 +** Peripheral Type FCCU : +** Custom name : FCCU +** FCCU : +** Error Input : +** FCCU: Error Input : +** Output : +** Direction : +** Output : +** Direction : +** Peripheral Type FIRC : +** Custom name : FIRC +** Peripheral Type FR : +** Custom name : FR +** Peripheral Type FlexRay : +** FlexRay : +** Debug 0 : +** Debug 1 : +** Debug 2 : +** Debug 3 : +** Receive Data Channel A : +** FlexRay: Receive Data Channel A : +** Receive Data Channel B : +** FlexRay: Receive Data Channel B : +** Transmit Data Channel A : +** Transmit Data Channel B : +** Transmit Enable A : +** Transmit Enable B : +** Peripheral Type GPR : +** Custom name : GPR +** Peripheral Type HSM : +** HSM : +** Data 0 : +** Data 1 : +** Peripheral Type I2C : +** Custom name : I2C_0 +** I2C_0 : +** Serial Clock : +** I2C_0: Serial Clock : +** Data : +** I2C_0: Data : +** Custom name : I2C_1 +** I2C_1 : +** Serial Clock : +** I2C_1: Serial Clock : +** Data : +** I2C_1: Data : +** Custom name : I2C_2 +** I2C_2 : +** Serial Clock : +** I2C_2: Serial Clock : +** Data : +** I2C_2: Data : +** Custom name : I2C_3 +** I2C_3 : +** Serial Clock : +** I2C_3: Serial Clock : +** Data : +** I2C_3: Data : +** Peripheral Type I2S : +** Custom name : I2S_0 +** Custom name : I2S_1 +** Custom name : I2S_2 +** Peripheral Type INTC : +** Custom name : INTC +** Peripheral Type JDC : +** Custom name : JDC +** Peripheral Type LINFlexD : +** Custom name : LINFlexD_0 +** LINFlexD_0 : +** Receive Data : +** LINFlexD_0: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_1 +** LINFlexD_1 : +** Receive Data : +** LINFlexD_1: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_2 +** LINFlexD_2 : +** Receive Data : +** LINFlexD_2: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_3 +** LINFlexD_3 : +** Receive Data : +** LINFlexD_3: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_4 +** LINFlexD_4 : +** Receive Data : +** LINFlexD_4: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_5 +** LINFlexD_5 : +** Receive Data : +** LINFlexD_5: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_6 +** LINFlexD_6 : +** Receive Data : +** LINFlexD_6: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_7 +** LINFlexD_7 : +** Receive Data : +** LINFlexD_7: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_8 +** LINFlexD_8 : +** Receive Data : +** LINFlexD_8: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_9 +** LINFlexD_9 : +** Receive Data : +** LINFlexD_9: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_10 +** LINFlexD_10 : +** Receive Data : +** LINFlexD_10: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_11 +** LINFlexD_11 : +** Receive Data : +** LINFlexD_11: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_12 +** LINFlexD_12 : +** Receive Data : +** LINFlexD_12: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_13 +** LINFlexD_13 : +** Receive Data : +** LINFlexD_13: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_14 +** LINFlexD_14 : +** Receive Data : +** LINFlexD_14: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_15 +** LINFlexD_15 : +** Receive Data : +** LINFlexD_15: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_16 +** LINFlexD_16 : +** Receive Data : +** LINFlexD_16: Receive Data : +** Transmit Data : +** Custom name : LINFlexD_17 +** LINFlexD_17 : +** Receive Data : +** LINFlexD_17: Receive Data : +** Transmit Data : +** Peripheral Type LPU : +** Custom name : LPU +** Peripheral Type MC_CGM : +** Custom name : MC_CGM +** Peripheral Type MC_ME : +** Custom name : MC_ME +** Peripheral Type MC_PCU : +** Custom name : MC_PCU +** Peripheral Type MC_RGM : +** Custom name : MC_RGM +** Peripheral Type MEMU : +** Custom name : MEMU_0 +** Custom name : MEMU_1 +** Peripheral Type MLB : +** Custom name : MLB +** MLB : +** Clock Input : +** MLB: Clock Input : +** Data Input : +** MLB: Data Input : +** Direction : +** Signal Input : +** MLB: Signal Input : +** Direction : +** Peripheral Type PASS : +** Custom name : PASS +** Peripheral Type PCM : +** Custom name : PCM +** Peripheral Type PFLASH : +** Custom name : PFLASH +** Peripheral Type PIT : +** Custom name : PIT +** Peripheral Type PLLDIG : +** Custom name : PLLDIG +** Peripheral Type PMCDIG : +** Custom name : PMCDIG +** Peripheral Type PRAMC : +** Custom name : PRAMC_0 +** Custom name : PRAMC_1 +** Custom name : PRAMC_2 +** Peripheral Type Platform : +** Platform : +** Clock Output : +** Clock Output : +** External Regulator Control : +** Power On Reset Input/Output : PORST +** Hard Reset Input/Ouput : RESET +** Direction : +** Peripheral Type PowerAndGround : +** PowerAndGround : +** SAR ADC 1 Reference High Input : VDD_HV_ADC1_REF +** Core Logic Low Voltage Supply : VDD_LV +** CMP High Input : VIN1_CMP_REF +** Peripheral Type RTC : +** Custom name : RTC +** Peripheral Type SAI : +** SAI_0 : +** Bit Clock : +** SAI_0: Bit Clock : +** Data 0 : +** SAI_0: Data 0 : +** Data 1 : +** SAI_0: Data 1 : +** Data 2 : +** SAI_0: Data 2 : +** Data 3 : +** SAI_0: Data 3 : +** Audio Master Clock : +** SAI_0: Audio Master Clock : +** Frame Sync : +** SAI_0: Frame Sync : +** SAI_1 : +** Bit Clock : +** SAI_1: Bit Clock : +** Data 0 : +** SAI_1: Data 0 : +** Audio Master Clock : +** SAI_1: Audio Master Clock : +** Frame Sync : +** SAI_1: Frame Sync : +** SAI_2 : +** Bit Clock : +** SAI_2: Bit Clock : +** Data 0 : +** SAI_2: Data 0 : +** Audio Master Clock : +** SAI_2: Audio Master Clock : +** Frame Sync : +** SAI_2: Frame Sync : +** Peripheral Type SEMA42 : +** Custom name : SEMA42 +** Peripheral Type SIRC : +** Custom name : SIRC +** Peripheral Type SIUL2 : +** Custom name : SIUL2 +** SIUL2 : +** External interrupt 0 : +** External interrupt 0 : +** External interrupt 1 : +** External interrupt 1 : +** External interrupt 2 : +** External interrupt 2 : +** External interrupt 3 : +** External interrupt 3 : +** External interrupt 4 : +** External interrupt 4 : +** External interrupt 5 : +** External interrupt 5 : +** External interrupt 6 : +** External interrupt 6 : +** External interrupt 7 : +** External interrupt 7 : +** External interrupt 8 : +** External interrupt 8 : +** External interrupt 9 : +** External interrupt 9 : +** External interrupt 10 : +** External interrupt 10 : +** External interrupt 11 : +** External interrupt 11 : +** External interrupt 12 : +** External interrupt 12 : +** External interrupt 13 : +** External interrupt 13 : +** External interrupt 14 : +** External interrupt 14 : +** External interrupt 15 : +** External interrupt 15 : +** External interrupt 16 : +** External interrupt 16 : +** External interrupt 17 : +** External interrupt 17 : +** External interrupt 18 : +** External interrupt 18 : +** External interrupt 19 : +** External interrupt 19 : +** External interrupt 20 : +** External interrupt 20 : +** External interrupt 21 : +** External interrupt 21 : +** External interrupt 22 : +** External interrupt 22 : +** External interrupt 23 : +** External interrupt 23 : +** External interrupt 24 : +** External interrupt 24 : +** External interrupt 25 : +** External interrupt 25 : +** External interrupt 26 : +** External interrupt 26 : +** External interrupt 27 : +** External interrupt 27 : +** External interrupt 28 : +** External interrupt 28 : +** External interrupt 29 : +** External interrupt 29 : +** External interrupt 30 : +** External interrupt 30 : +** External interrupt 31 : +** External interrupt 31 : +** GPI 20 : +** GPI 21 : +** GPI 22 : +** GPI 23 : +** GPI 24 : +** GPI 25 : +** GPI 48 : +** GPI 49 : +** GPI 50 : +** GPI 51 : +** GPI 52 : +** GPI 53 : +** GPI 54 : +** GPI 55 : +** GPI 56 : +** GPI 57 : +** GPI 58 : +** GPI 59 : +** GPIO 0 : +** Direction : +** GPIO 1 : +** Direction : +** GPIO 2 : +** Direction : +** GPIO 3 : +** Direction : +** GPIO 4 : +** Direction : +** GPIO 5 : +** Direction : +** GPIO 6 : +** Direction : +** GPIO 7 : +** Direction : +** GPIO 8 : +** Direction : +** GPIO 9 : +** Direction : +** GPIO 10 : +** Direction : +** GPIO 11 : +** Direction : +** GPIO 12 : +** Direction : +** GPIO 13 : +** Direction : +** GPIO 14 : +** Direction : +** GPIO 15 : +** Direction : +** GPIO 16 : +** Direction : +** GPIO 17 : +** Direction : +** GPIO 18 : +** Direction : +** GPIO 19 : +** Direction : +** GPIO 26 : +** Direction : +** GPIO 27 : +** Direction : +** GPIO 28 : +** Direction : +** GPIO 29 : +** Direction : +** GPIO 30 : +** Direction : +** GPIO 31 : +** Direction : +** GPIO 32 : +** Direction : +** GPIO 33 : +** Direction : +** GPIO 34 : +** Direction : +** GPIO 35 : +** Direction : +** GPIO 36 : +** Direction : +** GPIO 37 : +** Direction : +** GPIO 38 : +** Direction : +** GPIO 39 : +** Direction : +** GPIO 40 : +** Direction : +** GPIO 41 : +** Direction : +** GPIO 42 : +** Direction : +** GPIO 43 : +** Direction : +** GPIO 44 : +** Direction : +** GPIO 45 : +** Direction : +** GPIO 46 : +** Direction : +** GPIO 47 : +** Direction : +** GPIO 60 : +** Direction : +** GPIO 61 : +** Direction : +** GPIO 62 : +** Direction : +** GPIO 63 : +** Direction : +** GPIO 64 : +** Direction : +** GPIO 65 : +** Direction : +** GPIO 66 : +** Direction : +** GPIO 67 : +** Direction : +** GPIO 68 : +** Direction : +** GPIO 69 : +** Direction : +** GPIO 70 : +** Direction : +** GPIO 71 : +** Direction : +** GPIO 72 : +** Direction : +** GPIO 73 : +** Direction : +** GPIO 74 : +** Direction : +** GPIO 75 : +** Direction : +** GPIO 76 : +** Direction : +** GPIO 77 : +** Direction : +** GPIO 78 : +** Direction : +** GPIO 79 : +** Direction : +** GPIO 80 : +** Direction : +** GPIO 81 : +** Direction : +** GPIO 82 : +** Direction : +** GPIO 83 : +** Direction : +** GPIO 84 : +** Direction : +** GPIO 85 : +** Direction : +** GPIO 86 : +** Direction : +** GPIO 87 : +** Direction : +** GPIO 88 : +** Direction : +** GPIO 89 : +** Direction : +** GPIO 90 : +** Direction : +** GPIO 91 : +** Direction : +** GPIO 92 : +** Direction : +** GPIO 93 : +** Direction : +** GPIO 94 : +** Direction : +** GPIO 95 : +** Direction : +** GPIO 96 : +** Direction : +** GPIO 97 : +** Direction : +** GPIO 98 : +** Direction : +** GPIO 99 : +** Direction : +** GPIO 100 : +** Direction : +** GPIO 101 : +** Direction : +** GPIO 102 : +** Direction : +** GPIO 103 : +** Direction : +** GPIO 104 : +** Direction : +** GPIO 105 : +** Direction : +** GPIO 106 : +** Direction : +** GPIO 107 : +** Direction : +** GPIO 108 : +** Direction : +** GPIO 109 : +** Direction : +** GPIO 110 : +** Direction : +** GPIO 111 : +** Direction : +** GPIO 112 : +** Direction : +** GPIO 113 : +** Direction : +** GPIO 114 : +** Direction : +** GPIO 115 : +** Direction : +** GPIO 116 : +** Direction : +** GPIO 117 : +** Direction : +** GPIO 118 : +** Direction : +** GPIO 119 : +** Direction : +** GPIO 120 : +** Direction : +** GPIO 121 : +** Direction : +** GPIO 122 : +** Direction : +** GPIO 123 : +** Direction : +** GPIO 124 : +** Direction : +** GPIO 125 : +** Direction : +** GPIO 126 : +** Direction : +** GPIO 127 : +** Direction : +** GPIO 128 : +** Direction : +** GPIO 129 : +** Direction : +** GPIO 130 : +** Direction : +** GPIO 131 : +** Direction : +** GPIO 132 : +** Direction : +** GPIO 133 : +** Direction : +** GPIO 134 : +** Direction : +** GPIO 135 : +** Direction : +** GPIO 136 : +** Direction : +** GPIO 137 : +** Direction : +** GPIO 138 : +** Direction : +** GPIO 139 : +** Direction : +** GPIO 140 : +** Direction : +** GPIO 141 : +** Direction : +** GPIO 142 : +** Direction : +** GPIO 143 : +** Direction : +** GPIO 144 : +** Direction : +** GPIO 145 : +** Direction : +** GPIO 146 : +** Direction : +** GPIO 147 : +** Direction : +** GPIO 148 : +** Direction : +** GPIO 149 : +** Direction : +** GPIO 150 : +** Direction : +** GPIO 151 : +** Direction : +** GPIO 152 : +** Direction : +** GPIO 153 : +** Direction : +** GPIO 154 : +** Direction : +** GPIO 155 : +** Direction : +** GPIO 156 : +** Direction : +** GPIO 157 : +** Direction : +** GPIO 158 : +** Direction : +** GPIO 159 : +** Direction : +** GPIO 160 : +** Direction : +** GPIO 161 : +** Direction : +** GPIO 162 : +** Direction : +** GPIO 163 : +** Direction : +** GPIO 164 : +** Direction : +** GPIO 165 : +** Direction : +** GPIO 166 : +** Direction : +** GPIO 167 : +** Direction : +** GPIO 168 : +** Direction : +** GPIO 169 : +** Direction : +** GPIO 170 : +** Direction : +** GPIO 171 : +** Direction : +** GPIO 172 : +** Direction : +** GPIO 173 : +** Direction : +** GPIO 174 : +** Direction : +** GPIO 175 : +** Direction : +** GPIO 176 : +** Direction : +** GPIO 177 : +** Direction : +** GPIO 178 : +** Direction : +** GPIO 179 : +** Direction : +** GPIO 180 : +** Direction : +** GPIO 181 : +** Direction : +** GPIO 182 : +** Direction : +** GPIO 183 : +** Direction : +** GPIO 184 : +** Direction : +** GPIO 185 : +** Direction : +** GPIO 186 : +** Direction : +** GPIO 187 : +** Direction : +** GPIO 188 : +** Direction : +** GPIO 189 : +** Direction : +** GPIO 190 : +** Direction : +** GPIO 191 : +** Direction : +** GPIO 192 : +** Direction : +** GPIO 193 : +** Direction : +** GPIO 194 : +** Direction : +** GPIO 195 : +** Direction : +** GPIO 196 : +** Direction : +** GPIO 197 : +** Direction : +** GPIO 198 : +** Direction : +** GPIO 199 : +** Direction : +** GPIO 200 : +** Direction : +** GPIO 201 : +** Direction : +** GPIO 202 : +** Direction : +** GPIO 203 : +** Direction : +** GPIO 204 : +** Direction : +** GPIO 205 : +** Direction : +** GPIO 206 : +** Direction : +** GPIO 207 : +** Direction : +** GPIO 208 : +** Direction : +** GPIO 209 : +** Direction : +** GPIO 210 : +** Direction : +** GPIO 211 : +** Direction : +** GPIO 212 : +** Direction : +** GPIO 213 : +** Direction : +** GPIO 214 : +** Direction : +** GPIO 215 : +** Direction : +** GPIO 216 : +** Direction : +** GPIO 217 : +** Direction : +** GPIO 218 : +** Direction : +** GPIO 219 : +** Direction : +** GPIO 220 : +** Direction : +** GPIO 221 : +** Direction : +** GPIO 222 : +** Direction : +** GPIO 223 : +** Direction : +** GPIO 224 : +** Direction : +** GPIO 225 : +** Direction : +** GPIO 226 : +** Direction : +** GPIO 227 : +** Direction : +** GPIO 228 : +** Direction : +** GPIO 229 : +** Direction : +** GPIO 230 : +** Direction : +** GPIO 231 : +** Direction : +** GPIO 232 : +** Direction : +** GPIO 233 : +** Direction : +** GPIO 234 : +** Direction : +** GPIO 235 : +** Direction : +** GPIO 236 : +** Direction : +** GPIO 237 : +** Direction : +** GPIO 238 : +** Direction : +** GPIO 239 : +** Direction : +** GPIO 240 : +** Direction : +** GPIO 241 : +** Direction : +** GPIO 242 : +** Direction : +** GPIO 243 : +** Direction : +** GPIO 244 : +** Direction : +** GPIO 245 : +** Direction : +** GPIO 246 : +** Direction : +** GPIO 247 : +** Direction : +** GPIO 248 : +** Direction : +** GPIO 249 : +** Direction : +** GPIO 250 : +** Direction : +** GPIO 251 : +** Direction : +** GPIO 252 : +** Direction : +** GPIO 253 : +** Direction : +** GPIO 254 : +** Direction : +** GPIO 255 : +** Direction : +** GPIO 256 : +** Direction : +** GPIO 257 : +** Direction : +** GPIO 258 : +** Direction : +** GPIO 259 : +** Direction : +** GPIO 260 : +** Direction : +** GPIO 261 : +** Direction : +** GPIO 262 : +** Direction : +** GPIO 263 : +** Direction : +** Peripheral Type SMPU : +** Custom name : SMPU_0 +** Custom name : SMPU_1 +** Peripheral Type SPI : +** Custom name : SPI_0 +** SPI_0 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Chip Select Output 2 : +** Chip Select Output 3 : +** Serial Clock Output : +** SPI_0: Serial Clock Output : +** Direction : +** Serial Data Input : +** SPI_0: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** SPI_0: Slave Select Input : +** Custom name : SPI_1 +** SPI_1 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Chip Select Output 2 : +** Serial Clock Output : +** SPI_1: Serial Clock Output : +** Direction : +** Serial Data Input : +** SPI_1: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** SPI_1: Slave Select Input : +** Custom name : SPI_2 +** SPI_2 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Chip Select Output 2 : +** Chip Select Output 3 : +** Serial Clock Output : +** SPI_2: Serial Clock Output : +** Direction : +** Serial Data Input : +** SPI_2: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** SPI_2: Slave Select Input : +** Custom name : SPI_3 +** SPI_3 : +** Chip Select Output 0 : +** Chip Select Output 1 : +** Chip Select Output 2 : +** Chip Select Output 3 : +** Serial Clock Output : +** SPI_3: Serial Clock Output : +** Direction : +** Serial Data Input : +** SPI_3: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** SPI_3: Slave Select Input : +** Custom name : SPI_4 +** SPI_4 : +** Chip Select Output 0 : +** Serial Clock Output : +** SPI_4: Serial Clock Output : +** Direction : +** Serial Data Input : +** SPI_4: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** SPI_4: Slave Select Input : +** Custom name : SPI_5 +** SPI_5 : +** Chip Select Output 0 : +** Serial Clock Output : +** SPI_5: Serial Clock Output : +** Direction : +** Serial Data Input : +** SPI_5: Serial Data Input : +** Serial Data Output : +** Slave Select Input : +** SPI_5: Slave Select Input : +** Peripheral Type SSCM : +** Custom name : SSCM +** SSCM : +** SSCM Debug Data 0 : +** SSCM Debug Data 1 : +** SSCM Debug Data 2 : +** SSCM Debug Data 3 : +** SSCM Debug Data 4 : +** SSCM Debug Data 5 : +** SSCM Debug Data 6 : +** SSCM Debug Data 7 : +** Peripheral Type STCU2 : +** Custom name : STCU2 +** Peripheral Type STM : +** Custom name : STM_0 +** Custom name : STM_1 +** Custom name : STM_2 +** Peripheral Type SWT : +** Custom name : SWT_0 +** Custom name : SWT_1 +** Custom name : SWT_2 +** Peripheral Type SXOSC : +** Custom name : SXOSC +** Peripheral Type TDM : +** Custom name : TDM +** Peripheral Type UHST : +** Custom name : UHST +** Peripheral Type UHSTNC : +** Custom name : UHSTNC +** Peripheral Type UOTG : +** Custom name : UOTG +** Peripheral Type UOTGNC : +** Custom name : UOTGNC +** Peripheral Type USB : +** USB_0 : +** Clock : +** USB_0: Clock : +** Data Bit : +** USB_0: Data Bit : +** Data Bit : +** USB_0: Data Bit : +** Data Bit : +** USB_0: Data Bit : +** Data Bit : +** USB_0: Data Bit : +** Data Bit : +** USB_0: Data Bit : +** Data Bit : +** USB_0: Data Bit : +** Data Bit : +** USB_0: Data Bit : +** Data Bit : +** USB_0: Data Bit : +** Bus Direction : +** USB_0: Bus Direction : +** Fault : +** USB_0: Fault : +** Next Data : +** USB_0: Next Data : +** Stop : +** USB_1 : +** Clock : +** USB_1: Clock : +** Data Bit : +** USB_1: Data Bit : +** Data Bit : +** USB_1: Data Bit : +** Data Bit : +** USB_1: Data Bit : +** Data Bit : +** USB_1: Data Bit : +** Data Bit : +** USB_1: Data Bit : +** Data Bit : +** USB_1: Data Bit : +** Data Bit : +** USB_1: Data Bit : +** Data Bit : +** USB_1: Data Bit : +** Bus Direction : +** USB_1: Bus Direction : +** Fault : +** USB_1: Fault : +** Next Data : +** USB_1: Next Data : +** Stop : +** Peripheral Type WKPU : +** Custom name : WKPU +** WKPU : +** Interrupt Source 2 : +** Interrupt Source 3 : +** Interrupt Source 4 : +** Interrupt Source 5 : +** Interrupt Source 6 : +** Interrupt Source 7 : +** Interrupt Source 8 : +** Interrupt Source 9 : +** Interrupt Source 10 : +** Interrupt Source 11 : +** Interrupt Source 12 : +** Interrupt Source 13 : +** Interrupt Source 14 : +** Interrupt Source 15 : +** Interrupt Source 16 : +** Interrupt Source 17 : +** Interrupt Source 18 : +** Interrupt Source 19 : +** Interrupt Source 20 : +** Interrupt Source 21 : +** Interrupt Source 22 : +** Interrupt Source 23 : +** Interrupt Source 24 : +** Interrupt Source 25 : +** Interrupt Source 26 : +** Interrupt Source 27 : +** Interrupt Source 28 : +** Interrupt Source 29 : +** Interrupt Source 30 : +** Interrupt Source 31 : +** Non Maskable Interrupt Source 0 : +** Peripheral Type XOSC : +** Custom name : FXOSC +** Peripheral Type eMIOS : +** Custom name : eMIOS_0 +** eMIOS_0 : +** eMIOS0 ch0 type X : +** eMIOS0 ch0 type X : +** eMIOS_0: eMIOS0 ch0 type X : +** eMIOS0 ch10 type H : +** eMIOS0 ch10 type H : +** eMIOS_0: eMIOS0 ch10 type H : +** eMIOS0 ch11 type H : +** eMIOS0 ch11 type H : +** eMIOS_0: eMIOS0 ch11 type H : +** eMIOS0 ch12 type H : +** eMIOS0 ch12 type H : +** eMIOS_0: eMIOS0 ch12 type H : +** eMIOS0 ch13 type H : +** eMIOS0 ch13 type H : +** eMIOS_0: eMIOS0 ch13 type H : +** eMIOS0 ch14 type H : +** eMIOS0 ch14 type H : +** eMIOS_0: eMIOS0 ch14 type H : +** eMIOS0 ch15 type H : +** eMIOS0 ch15 type H : +** eMIOS_0: eMIOS0 ch15 type H : +** eMIOS0 ch16 type X : +** eMIOS0 ch16 type X : +** eMIOS_0: eMIOS0 ch16 type X : +** eMIOS0 ch17 type Y : +** eMIOS0 ch17 type Y : +** eMIOS_0: eMIOS0 ch17 type Y : +** eMIOS0 ch18 type Y : +** eMIOS0 ch18 type Y : +** eMIOS_0: eMIOS0 ch18 type Y : +** eMIOS0 ch19 type Y : +** eMIOS0 ch19 type Y : +** eMIOS_0: eMIOS0 ch19 type Y : +** eMIOS0 ch1 type G : +** eMIOS0 ch1 type G : +** eMIOS_0: eMIOS0 ch1 type G : +** eMIOS0 ch20 type Y : +** eMIOS0 ch20 type Y : +** eMIOS_0: eMIOS0 ch20 type Y : +** eMIOS0 ch21 type Y : +** eMIOS0 ch21 type Y : +** eMIOS_0: eMIOS0 ch21 type Y : +** eMIOS0 ch22 type X : +** eMIOS0 ch22 type X : +** eMIOS_0: eMIOS0 ch22 type X : +** eMIOS0 ch23 type X : +** eMIOS0 ch23 type X : +** eMIOS_0: eMIOS0 ch23 type X : +** eMIOS0 ch24 type X : +** eMIOS0 ch24 type X : +** eMIOS_0: eMIOS0 ch24 type X : +** eMIOS0 ch25 type Y : +** eMIOS0 ch25 type Y : +** eMIOS_0: eMIOS0 ch25 type Y : +** eMIOS0 ch26 type Y : +** eMIOS0 ch26 type Y : +** eMIOS_0: eMIOS0 ch26 type Y : +** eMIOS0 ch27 type Y : +** eMIOS0 ch27 type Y : +** eMIOS_0: eMIOS0 ch27 type Y : +** eMIOS0 ch28 type Y : +** eMIOS0 ch28 type Y : +** eMIOS_0: eMIOS0 ch28 type Y : +** eMIOS0 ch29 type Y : +** eMIOS0 ch29 type Y : +** eMIOS_0: eMIOS0 ch29 type Y : +** eMIOS0 ch2 type G : +** eMIOS0 ch2 type G : +** eMIOS_0: eMIOS0 ch2 type G : +** eMIOS0 ch30 type Y : +** eMIOS0 ch30 type Y : +** eMIOS_0: eMIOS0 ch30 type Y : +** eMIOS0 ch31 type Y : +** eMIOS0 ch31 type Y : +** eMIOS_0: eMIOS0 ch31 type Y : +** eMIOS0 ch3 type G : +** eMIOS0 ch3 type G : +** eMIOS_0: eMIOS0 ch3 type G : +** eMIOS0 ch4 type G : +** eMIOS0 ch4 type G : +** eMIOS_0: eMIOS0 ch4 type G : +** eMIOS0 ch5 type G : +** eMIOS0 ch5 type G : +** eMIOS_0: eMIOS0 ch5 type G : +** eMIOS0 ch6 type G : +** eMIOS0 ch6 type G : +** eMIOS_0: eMIOS0 ch6 type G : +** eMIOS0 ch7 type G : +** eMIOS0 ch7 type G : +** eMIOS_0: eMIOS0 ch7 type G : +** eMIOS0 ch8 type X : +** eMIOS0 ch8 type X : +** eMIOS_0: eMIOS0 ch8 type X : +** eMIOS0 ch9 type H : +** eMIOS0 ch9 type H : +** eMIOS_0: eMIOS0 ch9 type H : +** Custom name : eMIOS_1 +** eMIOS_1 : +** eMIOS1 ch0 type X : +** eMIOS1 ch0 type X : +** eMIOS_1: eMIOS1 ch0 type X : +** eMIOS1 ch10 type H : +** eMIOS1 ch10 type H : +** eMIOS_1: eMIOS1 ch10 type H : +** eMIOS1 ch11 type H : +** eMIOS1 ch11 type H : +** eMIOS_1: eMIOS1 ch11 type H : +** eMIOS1 ch12 type H : +** eMIOS1 ch12 type H : +** eMIOS_1: eMIOS1 ch12 type H : +** eMIOS1 ch13 type H : +** eMIOS1 ch13 type H : +** eMIOS_1: eMIOS1 ch13 type H : +** eMIOS1 ch14 type H : +** eMIOS1 ch14 type H : +** eMIOS_1: eMIOS1 ch14 type H : +** eMIOS1 ch15 type H : +** eMIOS1 ch15 type H : +** eMIOS_1: eMIOS1 ch15 type H : +** eMIOS1 ch16 type X : +** eMIOS1 ch16 type X : +** eMIOS_1: eMIOS1 ch16 type X : +** eMIOS1 ch17 type Y : +** eMIOS1 ch17 type Y : +** eMIOS_1: eMIOS1 ch17 type Y : +** eMIOS1 ch18 type Y : +** eMIOS1 ch18 type Y : +** eMIOS_1: eMIOS1 ch18 type Y : +** eMIOS1 ch19 type Y : +** eMIOS1 ch19 type Y : +** eMIOS_1: eMIOS1 ch19 type Y : +** eMIOS1 ch1 type H : +** eMIOS1 ch1 type H : +** eMIOS_1: eMIOS1 ch1 type H : +** eMIOS1 ch20 type Y : +** eMIOS1 ch20 type Y : +** eMIOS_1: eMIOS1 ch20 type Y : +** eMIOS1 ch21 type Y : +** eMIOS1 ch21 type Y : +** eMIOS_1: eMIOS1 ch21 type Y : +** eMIOS1 ch22 type X : +** eMIOS1 ch22 type X : +** eMIOS_1: eMIOS1 ch22 type X : +** eMIOS1 ch23 type X : +** eMIOS1 ch23 type X : +** eMIOS_1: eMIOS1 ch23 type X : +** eMIOS1 ch24 type X : +** eMIOS1 ch24 type X : +** eMIOS_1: eMIOS1 ch24 type X : +** eMIOS1 ch25 type Y : +** eMIOS1 ch25 type Y : +** eMIOS_1: eMIOS1 ch25 type Y : +** eMIOS1 ch26 type Y : +** eMIOS1 ch26 type Y : +** eMIOS_1: eMIOS1 ch26 type Y : +** eMIOS1 ch27 type Y : +** eMIOS1 ch27 type Y : +** eMIOS_1: eMIOS1 ch27 type Y : +** eMIOS1 ch28 type Y : +** eMIOS1 ch28 type Y : +** eMIOS_1: eMIOS1 ch28 type Y : +** eMIOS1 ch29 type Y : +** eMIOS1 ch29 type Y : +** eMIOS_1: eMIOS1 ch29 type Y : +** eMIOS1 ch2 type H : +** eMIOS1 ch2 type H : +** eMIOS_1: eMIOS1 ch2 type H : +** eMIOS1 ch30 type Y : +** eMIOS1 ch30 type Y : +** eMIOS_1: eMIOS1 ch30 type Y : +** eMIOS1 ch31 type Y : +** eMIOS1 ch31 type Y : +** eMIOS_1: eMIOS1 ch31 type Y : +** eMIOS1 ch3 type H : +** eMIOS1 ch3 type H : +** eMIOS_1: eMIOS1 ch3 type H : +** eMIOS1 ch4 type H : +** eMIOS1 ch4 type H : +** eMIOS_1: eMIOS1 ch4 type H : +** eMIOS1 ch5 type H : +** eMIOS1 ch5 type H : +** eMIOS_1: eMIOS1 ch5 type H : +** eMIOS1 ch6 type H : +** eMIOS1 ch6 type H : +** eMIOS_1: eMIOS1 ch6 type H : +** eMIOS1 ch7 type H : +** eMIOS1 ch7 type H : +** eMIOS_1: eMIOS1 ch7 type H : +** eMIOS1 ch8 type X : +** eMIOS1 ch8 type X : +** eMIOS_1: eMIOS1 ch8 type X : +** eMIOS1 ch9 type H : +** eMIOS1 ch9 type H : +** eMIOS_1: eMIOS1 ch9 type H : +** Custom name : eMIOS_2 +** eMIOS_2 : +** eMIOS2 ch0 type X : +** eMIOS2 ch0 type X : +** eMIOS_2: eMIOS2 ch0 type X : +** eMIOS2 ch10 type Y : +** eMIOS2 ch10 type Y : +** eMIOS_2: eMIOS2 ch10 type Y : +** eMIOS2 ch11 type Y : +** eMIOS2 ch11 type Y : +** eMIOS_2: eMIOS2 ch11 type Y : +** eMIOS2 ch12 type Y : +** eMIOS2 ch12 type Y : +** eMIOS_2: eMIOS2 ch12 type Y : +** eMIOS2 ch13 type Y : +** eMIOS2 ch13 type Y : +** eMIOS_2: eMIOS2 ch13 type Y : +** eMIOS2 ch14 type Y : +** eMIOS2 ch14 type Y : +** eMIOS_2: eMIOS2 ch14 type Y : +** eMIOS2 ch15 type Y : +** eMIOS2 ch15 type Y : +** eMIOS_2: eMIOS2 ch15 type Y : +** eMIOS2 ch16 type X : +** eMIOS2 ch16 type X : +** eMIOS_2: eMIOS2 ch16 type X : +** eMIOS2 ch17 type Y : +** eMIOS2 ch17 type Y : +** eMIOS_2: eMIOS2 ch17 type Y : +** eMIOS2 ch18 type Y : +** eMIOS2 ch18 type Y : +** eMIOS_2: eMIOS2 ch18 type Y : +** eMIOS2 ch19 type Y : +** eMIOS2 ch19 type Y : +** eMIOS_2: eMIOS2 ch19 type Y : +** eMIOS2 ch1 type Y : +** eMIOS2 ch1 type Y : +** eMIOS_2: eMIOS2 ch1 type Y : +** eMIOS2 ch20 type Y : +** eMIOS2 ch20 type Y : +** eMIOS_2: eMIOS2 ch20 type Y : +** eMIOS2 ch21 type Y : +** eMIOS2 ch21 type Y : +** eMIOS_2: eMIOS2 ch21 type Y : +** eMIOS2 ch22 type X : +** eMIOS2 ch22 type X : +** eMIOS_2: eMIOS2 ch22 type X : +** eMIOS2 ch23 type X : +** eMIOS2 ch23 type X : +** eMIOS_2: eMIOS2 ch23 type X : +** eMIOS2 ch24 type X : +** eMIOS2 ch24 type X : +** eMIOS_2: eMIOS2 ch24 type X : +** eMIOS2 ch25 type Y : +** eMIOS2 ch25 type Y : +** eMIOS_2: eMIOS2 ch25 type Y : +** eMIOS2 ch26 type Y : +** eMIOS2 ch26 type Y : +** eMIOS_2: eMIOS2 ch26 type Y : +** eMIOS2 ch27 type Y : +** eMIOS2 ch27 type Y : +** eMIOS_2: eMIOS2 ch27 type Y : +** eMIOS2 ch28 type Y : +** eMIOS2 ch28 type Y : +** eMIOS_2: eMIOS2 ch28 type Y : +** eMIOS2 ch29 type Y : +** eMIOS2 ch29 type Y : +** eMIOS_2: eMIOS2 ch29 type Y : +** eMIOS2 ch2 type Y : +** eMIOS2 ch2 type Y : +** eMIOS_2: eMIOS2 ch2 type Y : +** eMIOS2 ch30 type Y : +** eMIOS2 ch30 type Y : +** eMIOS_2: eMIOS2 ch30 type Y : +** eMIOS2 ch31 type Y : +** eMIOS2 ch31 type Y : +** eMIOS_2: eMIOS2 ch31 type Y : +** eMIOS2 ch3 type Y : +** eMIOS2 ch3 type Y : +** eMIOS_2: eMIOS2 ch3 type Y : +** eMIOS2 ch4 type Y : +** eMIOS2 ch4 type Y : +** eMIOS_2: eMIOS2 ch4 type Y : +** eMIOS2 ch5 type Y : +** eMIOS2 ch5 type Y : +** eMIOS_2: eMIOS2 ch5 type Y : +** eMIOS2 ch6 type Y : +** eMIOS2 ch6 type Y : +** eMIOS_2: eMIOS2 ch6 type Y : +** eMIOS2 ch7 type Y : +** eMIOS2 ch7 type Y : +** eMIOS_2: eMIOS2 ch7 type Y : +** eMIOS2 ch8 type X : +** eMIOS2 ch8 type X : +** eMIOS_2: eMIOS2 ch8 type X : +** eMIOS2 ch9 type Y : +** eMIOS2 ch9 type Y : +** eMIOS_2: eMIOS2 ch9 type Y : +** Peripheral Type uSDHC : +** Custom name : uSDHC +** uSDHC : +** Card Clock : +** uSDHC: Card Clock : +** Command Line : +** uSDHC: Command Line : +** Data 0 Line : +** uSDHC: Data 0 Line : +** Data 1 Line : +** uSDHC: Data 1 Line : +** Data 2 Line : +** uSDHC: Data 2 Line : +** Data 3 Line : +** uSDHC: Data 3 Line : +** Data 4 Line : +** uSDHC: Data 4 Line : +** Data 5 Line : +** uSDHC: Data 5 Line : +** Data 6 Line : +** uSDHC: Data 6 Line : +** Data 7 Line : +** uSDHC: Data 7 Line : +** Reset : +** Write Protect : +** uSDHC: Write Protect : +** Non-peripheral pins : +** Electrical properties : +** Pin A1: PJ[4] : +** Custom name, Signal name : PJ[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A2: PP[6] : +** Custom name, Signal name : PP[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A3: PP[7] : +** Custom name, Signal name : PP[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A4: PK[15] : +** Custom name, Signal name : PK[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A5: PK[12] : +** Custom name, Signal name : PK[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A6: PK[10] : +** Custom name, Signal name : PK[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A7: PP[9] : +** Custom name, Signal name : PP[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A8: PP[10] : +** Custom name, Signal name : PP[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A9: PH[6] : +** Custom name, Signal name : PH[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A10: PE[5] : +** Custom name, Signal name : PE[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A11: PC[5] : +** Custom name, Signal name : PC[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin A12: PE[2] : +** Custom name, Signal name : PE[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin A13: PA[6] : +** Custom name, Signal name : PA[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin A14: PA[5] : +** Custom name, Signal name : PA[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A15: PQ[4] : +** Custom name, Signal name : PQ[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A16: PQ[5] : +** Custom name, Signal name : PQ[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A17: PQ[7] : +** Custom name, Signal name : PQ[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin A18: PI[4] : +** Custom name, Signal name : PI[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B1: PO[12] : +** Custom name, Signal name : PO[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin B2: PC[14] : +** Custom name, Signal name : PC[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin B3: PP[1] : +** Custom name, Signal name : PP[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B4: PL[0] : +** Custom name, Signal name : PL[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B5: PK[13] : +** Custom name, Signal name : PK[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B6: PK[11] : +** Custom name, Signal name : PK[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B7: PK[9] : +** Custom name, Signal name : PK[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B8: PP[8] : +** Custom name, Signal name : PP[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B9: PP[11] : +** Custom name, Signal name : PP[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B10: PH[5] : +** Custom name, Signal name : PH[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B11: PE[4] : +** Custom name, Signal name : PE[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin B12: PC[4] : +** Custom name, Signal name : PC[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin B13: PQ[1] : +** Custom name, Signal name : PQ[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B14: PQ[2] : +** Custom name, Signal name : PQ[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B15: PQ[6] : +** Custom name, Signal name : PQ[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B16: PP[13] : +** Custom name, Signal name : PP[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B17: PP[12] : +** Custom name, Signal name : PP[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin B18: PP[15] : +** Custom name, Signal name : PP[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C1: PO[11] : +** Custom name, Signal name : PO[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C3: PC[15] : +** Custom name, Signal name : PC[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin C4: PP[2] : +** Custom name, Signal name : PP[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C5: PK[14] : +** Custom name, Signal name : PK[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C6: PI[0] : +** Custom name, Signal name : PI[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C7: PI[2] : +** Custom name, Signal name : PI[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C8: PI[3] : +** Custom name, Signal name : PI[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C10: PH[4] : +** Custom name, Signal name : PH[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C11: PQ[0] : +** Custom name, Signal name : PQ[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C12: PORST : +** Custom name, Signal name : PORST +** Pin C13: PC[2] : +** Custom name, Signal name : PC[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin C14: PH[11] : +** Custom name, Signal name : PH[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C15: PE[14] : +** Custom name, Signal name : PE[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin C16: PG[15] : +** Custom name, Signal name : PG[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C17: PP[14] : +** Custom name, Signal name : PP[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin C18: PE[12] : +** Custom name, Signal name : PE[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin D1: PO[7] : +** Custom name, Signal name : PO[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D2: PO[8] : +** Custom name, Signal name : PO[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin D3: PO[10] : +** Custom name, Signal name : PO[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin D4: PC[9] : +** Custom name, Signal name : PC[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D5: PC[8] : +** Custom name, Signal name : PC[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D6: PC[12] : +** Custom name, Signal name : PC[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin D7: PE[7] : +** Custom name, Signal name : PE[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin D8: VDD_LV : +** Custom name, Signal name : VDD_LV +** Pin D9: PH[7] : +** Custom name, Signal name : PH[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D10: PE[3] : +** Custom name, Signal name : PE[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D11: PC[3] : +** Custom name, Signal name : PC[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin D12: PH[12] : +** Custom name, Signal name : PH[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D13: PG[11] : +** Custom name, Signal name : PG[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D14: PG[10] : +** Custom name, Signal name : PG[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D15: PL[8] : +** Custom name, Signal name : PL[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D16: PL[12] : +** Custom name, Signal name : PL[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin D17: PA[11] : +** Custom name, Signal name : PA[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin D18: PA[10] : +** Custom name, Signal name : PA[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E1: PO[4] : +** Custom name, Signal name : PO[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E2: PH[14] : +** Custom name, Signal name : PH[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E3: PO[9] : +** Custom name, Signal name : PO[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E4: PO[13] : +** Custom name, Signal name : PO[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E5: PP[4] : +** Custom name, Signal name : PP[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E6: PC[13] : +** Custom name, Signal name : PC[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E7: PI[1] : +** Custom name, Signal name : PI[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E8: PH[8] : +** Custom name, Signal name : PH[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E9: PH[9] : +** Custom name, Signal name : PH[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E10: PH[10] : +** Custom name, Signal name : PH[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E11: PI[5] : +** Custom name, Signal name : PI[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E12: PE[15] : +** Custom name, Signal name : PE[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E13: PL[9] : +** Custom name, Signal name : PL[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E14: PL[3] : +** Custom name, Signal name : PL[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E15: PL[2] : +** Custom name, Signal name : PL[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E16: PL[11] : +** Custom name, Signal name : PL[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin E17: PA[9] : +** Custom name, Signal name : PA[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F1: PO[1] : +** Custom name, Signal name : PO[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F2: PG[5] : +** Custom name, Signal name : PG[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F3: PH[13] : +** Custom name, Signal name : PH[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F4: PO[14] : +** Custom name, Signal name : PO[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin F7: PP[3] : +** Custom name, Signal name : PP[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F8: PE[6] : +** Custom name, Signal name : PE[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin F9: PC[0] : +** Custom name, Signal name : PC[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F10: PC[1] : +** Custom name, Signal name : PC[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F11: PQ[3] : +** Custom name, Signal name : PQ[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F12: PG[14] : +** Custom name, Signal name : PG[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F13: PL[4] : +** Custom name, Signal name : PL[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F14: PL[5] : +** Custom name, Signal name : PL[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F15: PL[6] : +** Custom name, Signal name : PL[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F16: PL[13] : +** Custom name, Signal name : PL[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin F17: PA[7] : +** Custom name, Signal name : PA[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin F18: PA[8] : +** Custom name, Signal name : PA[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin G1: PO[0] : +** Custom name, Signal name : PO[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G2: PG[4] : +** Custom name, Signal name : PG[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G3: PI[7] : +** Custom name, Signal name : PI[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G4: PH[15] : +** Custom name, Signal name : PH[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G5: PP[0] : +** Custom name, Signal name : PP[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G6: PO[15] : +** Custom name, Signal name : PO[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G7: PP[5] : +** Custom name, Signal name : PP[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G8: PB[3] : +** Custom name, Signal name : PB[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G9: PB[2] : +** Custom name, Signal name : PB[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G10: PM[11] : +** Custom name, Signal name : PM[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin G11: PM[12] : +** Custom name, Signal name : PM[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G12: PL[10] : +** Custom name, Signal name : PL[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G13: PL[7] : +** Custom name, Signal name : PL[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G14: PM[0] : +** Custom name, Signal name : PM[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G15: PL[15] : +** Custom name, Signal name : PL[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G16: PL[14] : +** Custom name, Signal name : PL[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G17: PE[13] : +** Custom name, Signal name : PE[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin G18: PF[14] : +** Custom name, Signal name : PF[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H1: PE[10] : +** Custom name, Signal name : PE[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin H2: PE[1] : +** Custom name, Signal name : PE[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H3: PE[0] : +** Custom name, Signal name : PE[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H4: PI[6] : +** Custom name, Signal name : PI[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H5: PO[6] : +** Custom name, Signal name : PO[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin H6: PO[5] : +** Custom name, Signal name : PO[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H13: PM[1] : +** Custom name, Signal name : PM[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H14: PM[9] : +** Custom name, Signal name : PM[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H15: PM[2] : +** Custom name, Signal name : PM[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H16: PM[7] : +** Custom name, Signal name : PM[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin H17: PF[15] : +** Custom name, Signal name : PF[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin H18: PG[0] : +** Custom name, Signal name : PG[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J1: PE[11] : +** Custom name, Signal name : PE[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J3: VIN1_CMP_REF : +** Custom name, Signal name : VIN1_CMP_REF +** Pin J4: PG[2] : +** Custom name, Signal name : PG[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J5: PG[3] : +** Custom name, Signal name : PG[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J6: PA[2] : +** Custom name, Signal name : PA[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J13: PM[8] : +** Custom name, Signal name : PM[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J14: PM[10] : +** Custom name, Signal name : PM[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J16: PG[1] : +** Custom name, Signal name : PG[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin J17: PH[3] : +** Custom name, Signal name : PH[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin J18: PH[2] : +** Custom name, Signal name : PH[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin K4: PE[9] : +** Custom name, Signal name : PE[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin K5: PE[8] : +** Custom name, Signal name : PE[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin K6: PA[1] : +** Custom name, Signal name : PA[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin K15: PM[4] : +** Custom name, Signal name : PM[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin K18: PH[1] : +** Custom name, Signal name : PH[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L1: RESET : +** Custom name, Signal name : RESET +** Pin L3: PG[9] : +** Custom name, Signal name : PG[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L4: PN[15] : +** Custom name, Signal name : PN[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L5: PA[0] : +** Custom name, Signal name : PA[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L6: PO[3] : +** Custom name, Signal name : PO[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin L13: PM[3] : +** Custom name, Signal name : PM[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L15: PL[1] : +** Custom name, Signal name : PL[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L16: PM[6] : +** Custom name, Signal name : PM[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L17: PH[0] : +** Custom name, Signal name : PH[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin L18: PG[12] : +** Custom name, Signal name : PG[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M1: PG[7] : +** Custom name, Signal name : PG[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M2: PG[6] : +** Custom name, Signal name : PG[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M3: PG[8] : +** Custom name, Signal name : PG[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin M4: PC[11] : +** Custom name, Signal name : PC[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M5: PC[10] : +** Custom name, Signal name : PC[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M6: PO[2] : +** Custom name, Signal name : PO[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M13: PM[13] : +** Custom name, Signal name : PM[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M14: PM[5] : +** Custom name, Signal name : PM[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M15: PM[14] : +** Custom name, Signal name : PM[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M16: PI[13] : +** Custom name, Signal name : PI[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin M17: PA[3] : +** Custom name, Signal name : PA[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin M18: PG[13] : +** Custom name, Signal name : PG[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N1: PB[0] : +** Custom name, Signal name : PB[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N2: PB[1] : +** Custom name, Signal name : PB[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N3: PK[1] : +** Custom name, Signal name : PK[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N4: PK[2] : +** Custom name, Signal name : PK[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N5: PF[12] : +** Custom name, Signal name : PF[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N6: PF[13] : +** Custom name, Signal name : PF[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N7: PA[15] : +** Custom name, Signal name : PA[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N8: PA[12] : +** Custom name, Signal name : PA[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin N9: PF[0] : +** Custom name, Signal name : PF[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N10: PF[4] : +** Custom name, Signal name : PF[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N11: PB[4] : +** Custom name, Signal name : PB[4] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin N12: PB[6] : +** Custom name, Signal name : PB[6] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin N13: PB[12] : +** Custom name, Signal name : PB[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N14: PD[13] : +** Custom name, Signal name : PD[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N15: PD[9] : +** Custom name, Signal name : PD[9] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin N16: PD[12] : +** Custom name, Signal name : PD[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N17: PI[12] : +** Custom name, Signal name : PI[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin N18: PI[11] : +** Custom name, Signal name : PI[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P1: PK[3] : +** Custom name, Signal name : PK[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin P2: PK[4] : +** Custom name, Signal name : PK[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P3: PK[5] : +** Custom name, Signal name : PK[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P4: PK[6] : +** Custom name, Signal name : PK[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P5: PF[11] : +** Custom name, Signal name : PF[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P6: PA[4] : +** Custom name, Signal name : PA[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P7: PA[13] : +** Custom name, Signal name : PA[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P8: PN[6] : +** Custom name, Signal name : PN[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P9: PB[10] : +** Custom name, Signal name : PB[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P10: PF[2] : +** Custom name, Signal name : PF[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P11: PD[4] : +** Custom name, Signal name : PD[4] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin P12: PD[8] : +** Custom name, Signal name : PD[8] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin P13: PB[11] : +** Custom name, Signal name : PB[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P14: PB[7] : +** Custom name, Signal name : PB[7] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin P15: PD[10] : +** Custom name, Signal name : PD[10] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin P16: PI[15] : +** Custom name, Signal name : PI[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P17: PD[15] : +** Custom name, Signal name : PD[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin P18: PI[8] : +** Custom name, Signal name : PI[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R1: PK[7] : +** Custom name, Signal name : PK[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R2: PK[8] : +** Custom name, Signal name : PK[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R3: PC[6] : +** Custom name, Signal name : PC[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R4: PN[14] : +** Custom name, Signal name : PN[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R5: PF[10] : +** Custom name, Signal name : PF[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R6: PJ[14] : +** Custom name, Signal name : PJ[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R8: PN[5] : +** Custom name, Signal name : PN[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R9: PF[1] : +** Custom name, Signal name : PF[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R10: PF[7] : +** Custom name, Signal name : PF[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R11: PJ[2] : +** Custom name, Signal name : PJ[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R12: PD[0] : +** Custom name, Signal name : PD[0] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin R13: PD[3] : +** Custom name, Signal name : PD[3] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin R14: PB[5] : +** Custom name, Signal name : PB[5] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin R15: PD[7] : +** Custom name, Signal name : PD[7] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin R16: PI[14] : +** Custom name, Signal name : PI[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R17: PB[14] : +** Custom name, Signal name : PB[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin R18: PB[15] : +** Custom name, Signal name : PB[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T1: PF[9] : +** Custom name, Signal name : PF[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T2: PF[8] : +** Custom name, Signal name : PF[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T3: PA[14] : +** Custom name, Signal name : PA[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Interrupt Edge : +** Pin T4: PK[0] : +** Custom name, Signal name : PK[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T5: PN[9] : +** Custom name, Signal name : PN[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T6: PJ[13] : +** Custom name, Signal name : PJ[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T7: PN[10] : +** Custom name, Signal name : PN[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T8: PN[3] : +** Custom name, Signal name : PN[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T9: PN[0] : +** Custom name, Signal name : PN[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T10: PM[15] : +** Custom name, Signal name : PM[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T11: PF[6] : +** Custom name, Signal name : PF[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T12: PI[9] : +** Custom name, Signal name : PI[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T13: PD[1] : +** Custom name, Signal name : PD[1] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin T14: PD[2] : +** Custom name, Signal name : PD[2] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin T15: PD[5] : +** Custom name, Signal name : PD[5] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin T16: PJ[5] : +** Custom name, Signal name : PJ[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T17: PD[14] : +** Custom name, Signal name : PD[14] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin T18: PB[13] : +** Custom name, Signal name : PB[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U1: PN[13] : +** Custom name, Signal name : PN[13] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U2: PC[7] : +** Custom name, Signal name : PC[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U3: PJ[11] : +** Custom name, Signal name : PJ[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U4: PJ[15] : +** Custom name, Signal name : PJ[15] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U5: PN[8] : +** Custom name, Signal name : PN[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U6: PN[7] : +** Custom name, Signal name : PN[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U7: PN[4] : +** Custom name, Signal name : PN[4] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U9: PN[2] : +** Custom name, Signal name : PN[2] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U10: PF[3] : +** Custom name, Signal name : PF[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U11: PJ[3] : +** Custom name, Signal name : PJ[3] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U12: PI[10] : +** Custom name, Signal name : PI[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U13: PJ[8] : +** Custom name, Signal name : PJ[8] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U15: PD[6] : +** Custom name, Signal name : PD[6] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin U16: PJ[6] : +** Custom name, Signal name : PJ[6] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U17: PJ[7] : +** Custom name, Signal name : PJ[7] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin U18: PJ[0] : +** Custom name, Signal name : PJ[0] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V1: PN[12] : +** Custom name, Signal name : PN[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V2: PN[11] : +** Custom name, Signal name : PN[11] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V3: PJ[12] : +** Custom name, Signal name : PJ[12] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V4: PJ[10] : +** Custom name, Signal name : PJ[10] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V5: PJ[9] : +** Custom name, Signal name : PJ[9] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V6: XTAL : +** Custom name, Signal name : XTAL +** Pin V7: EXTAL : +** Custom name, Signal name : EXTAL +** Pin V9: PB[9] : +** Custom name, Signal name : PB[9] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin V10: PB[8] : +** Custom name, Signal name : PB[8] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Pin V11: PN[1] : +** Custom name, Signal name : PN[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V12: PF[5] : +** Custom name, Signal name : PF[5] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V13: PJ[1] : +** Custom name, Signal name : PJ[1] +** Slew Rate : +** Output Buffer Enable : +** Open Drain Enable : +** Safe Mode Control : +** Analog Pad Control : +** Input Buffer Enable : +** Hysteresis Enable : +** Pull Select : +** Pullup Enable : +** Out Mux Field : +** Initial Value Field : +** Pin V15: VDD_HV_ADC1_REF : +** Custom name, Signal name : VDD_HV_ADC1_REF +** Pin V18: PD[11] : +** Custom name, Signal name : PD[11] +** Analog Pad Control : +** Input Buffer Enable : +** Pull Select : +** Pullup Enable : +** Settings : +** PinSetting Configuration Generation Settings : +** UtilizeResetValuesCondGroup : Only if property present +** Generate configured Pins only : yes +** Contents : +** PINS_DRV_Init - status_t PINS_DRV_Init(uint32_t pinCount,const pin_settings_config_t config[]); +** PINS_DRV_SetPullSel - void PINS_DRV_SetPullSel(PORT_Type * const base,uint16_t... +** PINS_DRV_SetOutputBuffer - void PINS_DRV_SetOutputBuffer(PORT_Type * const base,uint16_t pin,bool... +** PINS_DRV_SetInputBuffer - void PINS_DRV_SetInputBuffer(PORT_Type * const base,uint16_t pin,bool... +** PINS_DRV_ConfigIntFilterClock - void PINS_DRV_ConfigIntFilterClock(uint8_t prescaler); +** PINS_DRV_SetExInt - void PINS_DRV_SetExInt(siul2_interrupt_config_t intConfig); +** PINS_DRV_ClearPinExIntFlag - void PINS_DRV_ClearPinExIntFlag(uint32_t eirqPinIdx); +** PINS_DRV_GetPinExIntFlag - bool PINS_DRV_GetPinExIntFlag(uint32_t eirqPinIdx); +** PINS_DRV_ClearExIntFlag - void PINS_DRV_ClearExIntFlag(); +** PINS_DRV_GetExIntFlag - uint32_t PINS_DRV_GetExIntFlag(); +** PINS_DRV_WritePin - void PINS_DRV_WritePin(GPIO_Type * const base,pins_channel_type_t... +** PINS_DRV_WritePins - void PINS_DRV_WritePins(GPIO_Type * const base,pins_channel_type_t pins); +** PINS_DRV_GetPinsOutput - pins_channel_type_t PINS_DRV_GetPinsOutput(const GPIO_Type * const base); +** PINS_DRV_SetPins - void PINS_DRV_SetPins(GPIO_Type * const base,pins_channel_type_t pins); +** PINS_DRV_ClearPins - void PINS_DRV_ClearPins(GPIO_Type * const base,pins_channel_type_t pins); +** PINS_DRV_TogglePins - void PINS_DRV_TogglePins(GPIO_Type * const base,pins_channel_type_t pins); +** PINS_DRV_ReadPins - pins_channel_type_t PINS_DRV_ReadPins(const GPIO_Type * const base); +** +** Copyright 1997 - 2015 Freescale Semiconductor, Inc. +** Copyright 2016-2017 NXP +** All Rights Reserved. +** +** THIS SOFTWARE IS PROVIDED BY NXP "AS IS" AND ANY EXPRESSED OR +** IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES +** OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. +** IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, +** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR +** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) +** HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, +** STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING +** IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF +** THE POSSIBILITY OF SUCH DAMAGE. +** ###################################################################*/ +/*! +** @file pin_mux.h +** @version 1.4 +** @brief +** +*/ +/*! +** @addtogroup pin_mux_module pin_mux module documentation +** @{ +*/ + +#ifndef pin_mux_H +#define pin_mux_H + +/* MODULE pin_mux. */ +#include "pins_driver.h" + + +/*! @brief No pin was configured different with reset value */ + +/* END pin_mux. */ +#endif /* #ifndef pin_mux_H */ +/*! +** @} +*/ +/* +** ################################################################### +** +** This file was created by Processor Expert 10.1 [05.21] +** for the NXP C55 series of microcontrollers. +** +** ################################################################### +*/ diff --git a/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/ProcessorExpert.pe b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/ProcessorExpert.pe new file mode 100644 index 0000000..fe0a874 --- /dev/null +++ b/Receiver_Eth_Comm/Receiver_Eth_Comm_Z4_0/ProcessorExpert.pe @@ -0,0 +1,48404 @@ + + +
+ Receiver_Eth_Comm_Z4_0 + thake + 1 + 2024-07-12 + Eclipse IDE + 1.12.2.RT7_b1743-0713 +
+ + main + Sources + Generated_Code + Documentation + + Project_Settings + Generated_Code + + 3 + 3 + 3 + true + false + true + 0 + false + false + true + false + true + 5 + true + false + true + CLASSIC + true + true + false + + STANDALONE + ${ProcessorExpert_loc}/../../S32DS/software/S32_SDK_S32PA_RTM_3.0.3 + SDK_S32_PA_15 + SDK_S32_PA_15 + SDK_S32_PA_15 + + + file:/${ProcessorExpert_loc}/../../S32DS/software/S32_SDK_S32PA_RTM_3.0.0/tools/pex/Repositories/SDK_S32_PA_11_Repository + MPC5748G_324 + Cpu + 1 + true + ALWAYS_WRITE + CPU_CHIP2 + + +